BJT Riasing: Application of DC Vollages to a transaction established a fixed level of Current and Vollage which establishes are operating point on the output characteristic.

Sime the operating point is a fined point on the characteristic it is called guiescent point i've of-point for proper amplification.

B-point its fixed on the middle of the active sugion.

The teransister can be beased in active or linear region bound on the following conditions.

The Bare-Enrither Junction Schoold be forward biased & collected Enritted Should be serverse briased

Teromeuster region of operation.

Active Region: B-E Junction is facusardhias and c-E Junction hyerse bias.


Saturation Rylon: B- Ejanction is farward him and C-Ejanction Farward burns.

cutt-off Region! B-E junction is Reverse brased of C-E junction reverse bear.

operating point or DC load line: The line called dc load line can be drawn on the characterstic of the transmister which supererents the applied load. The interection of the load line with characterster will determine the operating point

Consider C-R Circuit as Shonen below & Apply KNI to CKt





Biased transistor along with the characteristics with de doad hime analysis.

The VCE axis intercept can be found by choosing Ic=0, in Eq. 10

Vcc = VE

The Ic arus intercept can be found by choosing VIE =0 in EQTO


Equiation for the dc does have in the slope intercept from Eay 1) $I_{c} = (-1/R_{c}) V_{c\bar{k}} + V_{cc/R_{c}}$

where the Stope is - /Rc while the intercept is Vcc/Rc. The intersection of This load home with the output characteristic results in possible operating Points. The operating point is Chosen around the middle of the load bre to provide on Equal Swing of Ic and VcE about the point.


Types of Biasing

- O Fined bias of Base bias Cht
- 2 Emitter bias of Emitter Stabilized biasing
- (3) Voltorge dividu/ Current gain stabilized or Bindyandurt/universal bras
- A De kins with feedback.

Fixed bias: Consider the Cht Shown below neglect C, & Ce for DC analysis



Fined bias cht with Capacitor



Dc kias

Apply KVL to Race to Emitter boop we get

$$\int_{\mathcal{B}} \mathbb{I}_{\mathcal{B}} = \frac{Vcc - VBE}{R_{\mathcal{B}}} \rightarrow \mathbb{O}$$


$$I_c = \beta I_B \Rightarrow \text{ Collector Current}$$

Sima the supply Voltage Vcc and VBF are constant on athe resistance RB is selected IB is also fixed then a the arount is called fixed bird cht

Apply KVL to C-E loop

For fixed hias CK+ VBR=VB, VE=0

Voltage Divider Bias! In the fined bias and Emitter bias Circuit the guiescent values of Ic & Ver i've g-points is a function of de currents grown B of the transistor. W.K.T this current gain is sensitive to temperature and its values Keep Varying. A biasing art independent or less independent on p such as Voltage divider cricuit is desirable




Vtg divider bias or universal bias cut.


The voltage divider bios licuit Com be analyzed in two methods.

- > Fract Method
- > Approximate method.


Enact Analysis: The input side of the CK+ i-e B-E CK+ of the figure es redrawn as shown in the figure below for de analysis.



The thermin Equaralent of the Ckt Comparising of Va, R, & R, 2 of the above figure shown below.




To find Rth i'e therenin resistance Rth, Vcc is reduced to Lurs i'n the abone Cht.




Vollage drap across Rg 113

The fig 2 list ait is redrawn below to the thevenin Equalization Bog



Vth = IBRHH+VBE + JB(1+B)RE

Considu C-E CKt




Apply KVI to CKT

VE = Voltouge across RE

In this Circuit negative feedback is provided through the Emitter resistance As a result Ic & VCE be come almost independent of B. For this reason Voltage divide bias is also called as <u>bela-independent Ckt</u>.

Approximate analysis: The resistana RE in the Emitter Ckt gets reflected as (1+B) RE in the base Ckt. Therefore the Ckt b/N base f ground in tigure Can be replaced by an Equality about resistance R1°=(1+B) RE.



Input licuit for Approximale analysis.

for the Ckt given above using KCL we get.

$$I_{i} = I_{2} + I_{B} \rightarrow 0$$

$$R_{i} = CI + \beta R_{E} \quad Sina \quad \beta > 1$$

$$R_{i} = \beta R_{E} \rightarrow 0$$

$$\widehat{J}_{B} = V_{B/R_{f}} \qquad \widehat{J}_{2} = V_{R/R_{2}}$$

$$\mathbb{P}_{i}^{*} = \beta R_{E} \geq 10 R_{2} \rightarrow \emptyset$$

Then IB & O.II2, Hence, IB Can be neglected in Eg D

I1 = Id

Apply KVL to CKt

$$VCC = I_1R_1 + I_2R_2$$

$$VCC = I_2(R_1 + R_2)$$

$$I_2 = \frac{V_{cc}}{R_1 + R_2}$$

Brop across R2 i.e VB = I2 R2

$$\int_{\mathbb{R}} y_{g} = \frac{V_{cc}R_{2}}{R_{1}+R_{2}} \Rightarrow 3$$

Observe the Expression for VB is identical to VII

Ramya K Auch perofusor Dept of ECE

BJT transistor Modeling: In order to analyze the ac operation of a transistor amplified it is necessary to develop an ac Equivalent arcuit of a transistor. This ac Equivalent lixuit is called the model of a transistor.

The model of a transistor is a combination of circuit elements properly chossen the kest approximates actual behaviour of the transistor under specific operating conditions.

There are three models commonly used in the small signal ac analysis of transistor network

- 1. re model
- 2. The hybrid Equivalent model
- 3. The hybrid π model.

At low frequencies the Junction corparitorness of the transistor acts as open circuit due to Their high reactance due to their high relactionse at low frequencies small signal models donot consider the effect of Junction corpacitance


At high frequencies the Junction corpacitorness conduct appreciably due to Their low reactance providing feedbook porth from output to input in high frequencies Small signal models considers the Effect of Junction corpacitances.

he model: is a more practical model the important parameter he of This model is determined by the actual operating conditions nother than using data sheet values.

hybrid model: the transistor is modelled leaved on whole is happening at its terminals without regard for the physical process taking place inside the transistor

Azkrid T model: hybrid I model will provide a more accurate model for high frequency effects. This model its insed for a full frequency analysis.


To demonstrate the Expect that the ac toperivalent avail will have on the analysis to follow lonsides the artifact as shown kelow.




Since we are intrested only in the ac response of the circuit all the de Supplies can be replaced by a Loro potential Lapuivalent i.e. Vcc =0. The de levels i.e. vcc were important for determined the proper of operation, once determined the de levels can be ignored in the ac analysis of the network.

In addition the coupling capacitors c, and co and bypour capacitor CE were short circuited due to the small reactance, resulting in Short circuit the do biasing resistor RE.

The resulting Equivalent with as Shown below.



In ac Equivalent arcuit analysis we have to determine Zi, Zo, Av, A-T




Small Signal ac analyses.

from the Circuit $I_i = I_b$, $I_0 = I_c$. Setting all de Sources to Luro and replacing them by a Short Circuit Equivalent. Representing the network Replacing all Capacitors by a Short Circuit Equivalent. Redrawing the network in a more Convenient and clogical form.

The re-transfer model:

Common kove Configuration: Common kase BJT transistor has keen replaced by the remodel. The transistor action in this Configuration has keen replaced by a Single diale kelween builted and base terminals and Controlled Current Source between base and collector dorminals.

For ac response the diode can be replaced by its equivalent ac resistance. The ac resistance of a diode can be determined by the Expunction $Tac = \frac{26mV}{ID}$. where I_D is the dc current through the diode. Therefore representing $T_C = \frac{26mV}{IE}$



Common-Base BJT transistor and re-model of the transistor

The Subscript e of re was chosen to emphasize that is the dc level of Emitter Current that determines the ac level of the resistance of the diode

Rece do the distribut that saids the the impatement output correlle of figures it should be fairly stribus.

Frank in producer for the dominion base configuration of downed for is

to a maximum of about 50 D.

Entent inverdance: For of primpedance if we set the signal $\forall i=0$, then $T_{e=0}$ and $T_{e}=\times T_{e}=\times \times 0$ a smalling in an open cracial topulvalene at the patrol demainals

" for sommon-buse configuration typical values of 20 over in Meguohm sunge" in general for the common base configuration ette input impedance is relatively small and output impedance is secrete high.

Voltage gain: from the network or frq 3.

$$V_{\theta} = -T_{\theta} R_{L}$$

$$= -(-T_{\ell}) R_{L}$$

$$V_{\theta} = T_{\ell} R_{L}$$

$$V_{\theta} = A T_{\theta} R_{L}$$

and Vi= Iiz 10 = Iezi = Iere

$$A_V = \frac{V_0}{V_i} = \frac{dJ/RL}{Je re} = \frac{dRL}{re} \quad if \ d = 1 \quad A_V = \frac{RL}{re}$$

$$A_{J} = \frac{I_{o}}{I_{p}} = \frac{-I_{c}}{I_{e}} = -\frac{\lambda I_{e}}{I_{e}} = -\lambda$$

$$A_{J} = -\lambda$$

- Eg (1) For a Common-base configuration with $I_K = 4m A$, d = 0.98 and an ac signal of dmv applied byw the base oud Emitter terminals.
- @ Determine the input Impedance
- B Calculate tu voetage gown if a load of 0.56 K-2 is Connected to the ofp termi-
- @ Find the output Impedance and Current goin

$$\rightarrow \mathcal{R} = \frac{26 \,\text{mV}}{IE} = \frac{26 \,\text{mV}}{4 \,\text{mA}} = 6.5 \,\text{D} \qquad , \quad \mathcal{L}_{1}^{\circ} = \mathcal{R} = 6.5 \,\text{D}$$


$$Av = \frac{Vo}{Vi} = \frac{168.86 mV}{2 mv} = 84.43$$
. $Ai = \frac{Io}{I_0} = -2 = -0.98$

Common-Emitter Configuration: For Common-Emitter Configuration the input terminals are base and Emitter terminals and output terminals are Collector and Emitter terminals. Replacing the re Equil valent model the Controlled Current Source is Connected between the Collector and bosse ferminals and the diode between the bose and builter terminals.

In CE Configuration the base current is the input current where as output current us Ic

The current through the diode is therefore determined by

if Bis very much greater than 1 then 1+B=B Te = I6(1+B)



Common-smitter BJT tromuster and Approximate model CE Configuration

$$\frac{I_{1}^{\circ} = \frac{V_{1}^{\circ}}{I_{1}^{\circ}} = \frac{V_{be}}{I_{b}}$$

$$Vi = Vie = Ie ve = (Ie + Ii) ve = (Pib + Ii) ve$$


$$Vie = Vi = (Pib + Ii) ve$$

$$Vie = Vi = (Pib) Ie ve$$

$$I_{j} = \frac{V E_{k}}{3k} = \frac{(\beta + i) 3k}{3k} \pi e$$

for the lander-breaker landplaced on it defined by five range from for hundred shows to the Nahahan range with according a about 6x2 to 1x2.

entent improduire: From the people of constraint outs the country and



For CE Configuration Circuit of the applied digmal is let to size the Consult Ic=04 and of Empedant is

If rous ignored as in the re-model the subject impedance at defined by to = 0.2.

form. Av =
$$\frac{V_0}{V_i^3}$$

$$V_0 = -I_0 R_L$$

$$= -I_c R_L$$

$$V_0 = -\beta J_b R_L.$$

$$V_1' = I_1 I_2 = I_6 \beta^{T_6}$$

$$A_7 = -\frac{\beta^{T_6}}{\beta^{T_6}} RL$$

$$\frac{\beta^{T_6}}{\beta^{T_6}} Te$$

$$A_7 = -\frac{\beta^{T_6}}{\beta^{T_6}} I_2$$

Current gain
$$A_j = \frac{J_0}{I_1^{\circ}}$$

$$A_{I} = \frac{I_{C}}{I_{b}} = \frac{\beta J_{b}}{I_{b}}$$

Eg 2: Given B=120, IE=3.2 m A for CE Configuration with 80=00-2 determine Ii, Io, AV, AI with 2K2 docud resustor.

$$re = \frac{26mV}{3.2mA} = 8.125-2$$

$$Av = -\frac{RL}{re} = \frac{2K-2}{8.43} = -246.15$$

$$AI = \frac{I_0}{I_P} = \beta = \frac{120}{I_P}$$

For Common Collector Configuration: Replace the Emitter terminal with Collector and Viceversa.

Common-tmitter frized bias using re-model





Figure about shows the Common Emitter amplifies using the fixed bias the input Signal Vi is applied to ithe base of transister through input coupling capacitors of the amplified signal Vi is taken out the collector through the output loupling capacitor C2.

In order to perform the Small Signal ac ornalysis let als obtain the ac Equivalent around by reducing the de Souras Vecto Levo and short Civaciting the Coupling Corporator.



Input Impedance: from the circuit it is given by the parallel Combination

4. Ro and pre

Zi=fB//Bre


From Mis ornalysis of parallel elements that the stotal sessitione of two parallel reses too; it always less thouse the smallest and very to the smallest if one is much larger than other.

Re>pre


RBZ 10Bre

Ti=Bre REZIOBRE

output impedance: The off impedance determined by Considering $V_i^*=0$ when $V_i^*=0$, $T_b=0$, $T_i^*=0$ susulting in open Circuit.



Voltage gain: Av = Vo/v; Consider the output araul.



$$V_0 = -I_0 \cdot RL$$

$$= -I_c \cdot (\text{vo} || RC)$$

$$V_0 = -\beta I_b (\text{vo} || RC)$$

promite i/p circuit Apply KVI to b-e bop we get

$$V_0 = -\beta \cdot I_b (roll Re)$$

$$= -\beta \cdot V_i (roll Re)$$

$$\frac{V_0}{\beta re} = -\frac{roll Re}{re}$$

$$Av = -\frac{roll Re}{re}$$

The negative Sign in the resulting Equation Av reveals that a 1800 phase shift occurs by the input our output signals.


Egs: for the network shown kelow determine re, Ii, Io, AV

IE 2.428mA ==

$$Av = -\frac{Rc}{re} = \frac{3K-2}{10.71-2} = -280.11$$

Av = - Rellro = -264.24

Voltage divider kias: CE Configuration using Voltage divider kias.




The ac input signal Vi is applied to the base of the transistor through the input loughing capacitor C. . The amplified signal Vo is taken out the Collector through the output Coupling capacitor C2. The Emitter bypass capacitor CE is used to prevent the closs of Voltage due to ac negative feed back through RE by Creating an ac ground at the Emitter.

At the New frequency the loupling Capacitors C1, C2 and bypass Capacitor CE us Short Circuited.

To perform the small signal ac analysis etter Equivalent CK+ by reducing Vcc to down and replace capacitors by short Circuit.

Re appears b/w collector and ground. RE parallel with Short Circuit of CE. But to low impedance across emitter RE is also short Circuited.



Input Impedornle: I'= R' | Bre

output Impedance: Lo, $V_i^{\circ}=0$, $I_i^{\circ}=0$, $I_b=0$ therefore till BIb the Ckt is acting as open Circuit

Gain:
$$Av = \frac{Vo}{Vr}$$

$$V_0 = -\beta I_b (R_c | | v_0)$$


$$= -\beta \cdot \frac{V_i}{\beta r_e} (R_c | | v_0)$$

$$\frac{V_0}{V_i} = \frac{-(R_c | | v_0)}{\tau_e}$$

$$Av = -R_c | | v_0$$

Megative Sign indicates the phase shift b/w inputornol output.

Eg:4 For the given n/w determine Li, Lo, Av. [If rous not given consider ro=02 and neglect).



using Approximate analysis.

$$\frac{V_B = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{22V \times 8 \cdot 2K}{56K + 8 \cdot 2K} = 2 \cdot 81V}$$

$$I_{E} = \frac{VE}{RE} = \frac{2 \cdot 11V}{1.5 \text{ KD}} = 1.4 \text{ Im A}$$

$$R^{1} = R_{1} || R_{2} = R_{1} R_{2} / R_{1} + R_{2} = 56 K || 8.2 K = 7.15 K \Omega$$


$$J_0 = \text{Rell ro} = 6.2 \text{Rell 50R}$$

$$J_0 = 5.92 \text{Rel}$$

$$Av = -\frac{1000}{80} = -\frac{5.9282}{12.442}$$

$$Av = -3.24-3$$

→ A voltage divides biosed amplifies has \$=100 and determine the Ii, Io, Av



100x1K2210x22K

100K Z 330K lendstier mot Satisfied.

use Exact analysis.

$$V_{th} = \frac{V_{cc} R_2}{R_1 + R_2} = \frac{18 \times 23 \times}{82 \times + 22 \times} = 3.807 \text{ V}$$

$$I_{B} = V + h - V B E$$

$$I_{E} = I_{B} C I + \beta$$


$$I_{E} = 26.25 u A C 101)$$

$$I_{E} = 26.25 u A C 101$$

$$Ay = -\frac{Rcl|Y0}{re}$$


$$Ay = -\frac{2 \cdot 2 \cdot K}{9 \cdot 81}$$

$$Ay = -224 - 2$$



The output voltage is always slightly less than
the input signal due to du drop from base to
timites. The britter voltage is in phase with
the signal Vi

If it frequently used for Impedon a Matching if presents a high impedonate the input and a low impedance at the output which as opposite of the Standard fixed bear Configuration.



Substituting the re Equivalent lie and into the ac Equivalent on/w Imput Impedance: Apply KVL to the i/p arail we have

Ib = Bre+ (1+B) RE

11 = RB | 16

output Impedance: Consider Is = 1

$$T_b = \frac{VI}{I_b}$$
 $T_b = \frac{T_c}{1+\mu}$ \Rightarrow $T_c = (1+\mu)T_b$


$$\frac{Je}{1+p} = \frac{Vi}{Jb}$$

$$I_{e} = \underbrace{v_{i} (1+\beta)}_{I_{b}}$$

$$Te = \frac{Vi(1+\beta)}{\beta re+(1+\beta)RE} = \frac{Vi \times Vi}{\beta (re+RE)}$$

$$Vi \quad \text{de+RE}$$

$$Av = \frac{RE}{re+RE}$$



To find to: Yi=0

$$h_y = \frac{v_0}{V_i}$$

Apply Vollage divides sule to to cut


$$I_i = V_i$$
 $I_0 = -V_0$
 RE

$$= \frac{\text{Volle}}{\text{Vil}_{X}}$$

$$AJ = AVZi$$
 RE

Consider the Lun good reducers, To develope the hypered Exquir valued model of these part network.

lander Ji and Vo are independent Variables and Vi and Io our dependent Variables



$$V_i = h_{i1}I_i + h_{i2}V_0$$

 $I_0 = h_{21}I_i + h_{22}V_0$

The garameters his hiz, he and has are called hybrid parameters of h-parameters. It is hybrid because the parameters are mix of impedance, admittance and dimensimber with

$$h_{11} = \frac{V_i}{I_i} |_{V_0 = 0} \Rightarrow J_{npulinpedance} = h_i$$


$$h_{ij} = \frac{\Lambda_i}{\Lambda_i} \Big|_{\underline{I}_i = 0} \Rightarrow \text{ former supposition the entropy } = \mu_{ij}$$

$$h_{al} = \frac{I_0}{I_1} |_{V_0 = 0} \rightarrow f$$
 among voltage transfer matro. = hf

From the Equation

hi Ii - represents the voltage drop across the impedance hi hovo - represents a controlled voltage source.

1 j Ii - represents a Controlled Current sousce ho vo - represents the averent through the admitton a ho.





Hybrid model of (Blonfiguration)

$$hi = hib$$
 $hr = hrb$
 $hf = hfb$
 $ho = hab$


Ic = hfbIe + hob Vcb.

Veb = hib Ie+ hab Vcb






Hybrid model for CE Configuration




$$V_i = h_i I_i + h_0 V_0$$
 \Rightarrow $V_{bc} = h_i e I_b + h_0 e V_{ce}$

$$I_c = h_f I_i + h_0 V_0$$

$$I_c = h_f I_0 + h_0 e V_{ce}$$



Hybrid model for ec Configuration







Figure Shows the Promptified wiling fixed beas. The actimput Signal Visis applied the the last of Lovernettes attrough the tagent Coupling capacidor C, the amplified dignal Vo is laken at the collector through the output Coupling capacidor C.

For small signor ac analysis the de Lource vec will be loqued to down short circuit the bupling capacitos (15/2.

Re appears b/w base and ground Rc b/w whector and ground.



Substitution of the approximate hybrid topeivalud Circuit in ac topeivalut N/N.

= -hfe ID RL

= -hfe ·
$$\frac{Vi}{hie}$$

Av = $\frac{Vi}{hie}$

Av = $\frac{Vi}{hie}$
 $\frac{Vi}{hie}$
 $\frac{Ay = -hfe}{hie}$
 $\frac{P}{hie}$
 $\frac{Vi}{hie}$
 $\frac{Ay = -hfe}{hie}$
 $\frac{P}{hie}$
 $\frac{P}{hie}$
 $\frac{P}{hie}$





Figure Shows. Str. (Earnplifie, suring fixed blas. The a c imput signed Visic applied to the base of Lovenster structured the imput Coupling capacider C, the amplified signal Vo is lower at the collector through the output coupling capacider (s.

For small signal ac analysis the de source vac will be Expend to down short around the bespling capacito? (13/2.

Pe appears blu base and ground Re blu collector and ground.



Ii = Rellhie

Zo = Rell /hoe

Gain! Ay = R= Rell /hoe from ext


Yo= -IoRL

= -IcR

$$A_{V} = \frac{v_{0}}{v_{i}} = -\frac{1}{4}e\left(\ln 11 \frac{v_{0}}{v_{0}} \right)$$
hie

$$A_{i} = \frac{I_{0}}{I_{i}} = \frac{h_{2}e^{2}b}{I_{0}} = \frac{h_{2}e^{2}b}{I_{0}}$$


For the office defending to the , he , hi



$$J_1 = R_B || hie = 330 k || 1-145 k L = 1-14 k - 2$$

 $T_0 = || have = \frac{1}{3000 \text{ MeV}} = 50 k D$

No Frage dividue Configuration: For the voltage divide bias configuration The Survey dividue bias configuration I = 0,1/42



(without bypass RE)




Fig () Voltage di vides bias Configuration

The small signoil parameter here views often too small to be considered 50 that input runstance is Just hie often the output runstance hoe is often large compared with the collector resistor Rc and its Effects can be ignored.

Input impedance! (Li): The input impedance is the possible combination of bias heristock R15 ed R1=R111 R2

RI farallel with hie

output impedance. As hell (\$ Ib) is an ideal current generator with

infinite output impedance

Vollage gaim (A): The negative sign indicales phase inversion of the output.

$$\Delta r = -\frac{hfe}{hie}Rc$$

Current gain: AI = Io Ii

using current di vi des sule To Ii R!

$$IiR' = Ib$$


$$R'thie$$

$$\begin{bmatrix}
 I_0 = -h_f e & I_b \\
 I_b = -h_f e
 \end{bmatrix}$$

$$\frac{\overline{J}_b}{J_i} = \frac{RI}{R! + h_i e}$$

$$A_{I} = \frac{I_{0}}{I_{i}} \times \frac{I_{b}}{I_{b}} = -h e \cdot \frac{RI}{Rfhie}$$





The injust impedance of is the base resident in Jarable with the impedance of base

$$\mathcal{I}_b = \frac{V_i}{I_b}$$


Apply RVI to the base to five the

$$v_i = J_b (hie + (1+hf))^R$$

 $v_i = J_b (hie + (1+hf))^R$

$$\frac{d}{dx} = \frac{V_i}{I_b}$$

Emittee follower Circuit



$$I_b = \frac{V_i}{I_b}$$

hie is very much small compared with (Ithfe) RE So Neglect hie

$$J_b = \frac{V_i}{J_b} \rightarrow 0$$

$$J_b = \frac{J_e}{1 + h_{fe}} \rightarrow 2$$

Compare formation (1) + (2)


$$\frac{Vi}{z_b} = \frac{z_c}{1 + h + c}$$

hielithige Vi D RE VO

Apply vollage divider Auto to the out

$$A_{V} = \frac{Ve}{V_{i}} = \frac{Re}{R_{F} + his/14hfe}$$

Hybrid A model: Hybrid A model its more accurate model for high frequency Effects used for put progressing analysis



Giacost el or hybrid A modo high froquency-bornistor Small Signal as Equivalent Circuit.

All the Capacitoss that appears in the above figure are stray parasitic Capacitoss between the various junction of the device.

At high frequency all capacitive Effects will come into play, at how frequency all Capacitance acts as open accuit.

ET represents tu diffussion capacitome of forward bias of Base-Emitter Junction Cu bransistion capacitana due to reverse beas of collectoranol Base Junction.

The resistance of includes the base contact, base bulk and base spreading resestance level first is due to adual connection to the base second include the resistance from the External terminal to active region of the transcriptor. Last includes the actival resistance within the active kase region.

of = Bre

The is very large rusis former and paramides a feedback path from disput to i/p

Circuits in the Equivalent model. To represents the output heritana across the load.

For low to midfrequency analysis the effect of the stray capacitive effects can be ignored due to very high reactance devels associated with Each.

To is very small can be replaced by short arenit runis largest can be ignored for many applications.

Typical data Sheet values for hybrid 1 model us

$$\gamma_0 = \frac{1}{h_0 e}$$

CB hybrid parameter in terms of CE hybrid parameter

cc hybrid parameter in terms

$$hoc = hoe$$
.

IN (1) Explain and obtain the re-math for to and to briggeration of interpretation and obtain the re-math for to and to be put trapsperse of on (2) represented when you vollage goin, if projections and output trapsperse of one (2) repeated bios using hybrid and remodel

3) Don't ve an Engrussian for voltage gain, if prinquitano and out put Impotarno of an Emittee forthem for the matter out hybrid passines et.

(A) with necessary expuisablest crush disapram othern the Extens Voltaguered consents for a Barlington connection.

The point of the Spainter Can be obtained from the State characteristed by the Esphain time that characteristed by the francistes (Englasin Systems begins of Englash Systems of Englash

A: Just using complete hybrid tapunvalent model for Tempert-System I transitud desire expressions for AI, AV, Is, ito.

(3) Busine Expount on fee of , it of Avi A I for a Nollange devider bein les we fet of BJT.

(b) sexime hoposomoter sound have derive hoposometer model for a ct et et .

(f) A voltage sown of regligible internal suitemedrives a tememen collector townsites a pasametral townsites amplific. Its sound suitament is associated townsites amplific. Its sound suitament is associated to the = 10001, hac=1, hec=50, hec=3544/V ditument to the first of the sound his = 10001, hac=1, hec=50, hec=3544/V ditument to the first of the sound to the first of the sound to the first of the sound to the first of the firs

(β) for on lower by the polythouse court of the one lower polythouse court of the low

Kanya.k. Acet profused, BGSIT, ECE

Logarithms: To define the relationship between the Variables of a logarithmic function Consider the following mathematical Equations.

$$a = b^{\alpha}$$
 $\alpha = log_b a$

The Variables a, b and a are the some in Each Expectation If a is determined by faking the base b to the a power the Same a will result if the log of a torken to the base b

For Example Consider if b = 10 & x = 2

$$a = b^{\alpha} = 10^{2} = 100$$

 $\alpha = \log_{10} a = \log_{10} 100 = 2$.

For the electrical/electronics industry and in fact for the Vast majority of Scientific research the base in the dogorithmic equation is chosen as either 10 or the e=2.718 dogarithms taken to the base 10 are referred to as Common logarithms where as logarithms taken to the base e are referred to as natural logarithms.

Common logarithm &= log10a Natural logarithm y= logea.

The two are related by the topulation loge $a = 2.3 \log_{10} a$.

Some properties of Common logarithms to any base

$$\log_{10} 1 = 0$$

$$\log_{10} \frac{a}{b} = \log_{10} a - \log_{10} b$$

$$\log_{10} \frac{1}{b} = -\log_{10} b$$

$$\log_{10} ab = \log_{10} a + \log_{10} b.$$

Decibals: The term decibel has its origin in the fact that power and audio levels are related on a logarithmix baris.

For the standardization the bel (B) is defined by the following laperation relating the

The kel was too longe unit of measurement for practical purpose so the decibel (dB) is defined such that 10 decibels = 1 kel.

The terminal rating of electronic Communication Equipment is lommonly inducibels. The decibel rating is a measure of the difference in magnitude b/w thus power levels for the Specified divid / Hub/posses/level, terminal (output) power (p2) three must be reference power level (p1).

The reference level is generally accepted to be Imw, 6 mw Standard of earlier is applied. The resistance associated with Imw power level is 600 D chosen because it is the Characterstic impedance of audio transmission lines.

There builts a Second Equation for decibels that its applied frequently. It can be described by the following figure.

Let $V: f_{n,i}(x) = V_1 V_1 + V_2 V_3 V_4$

$$v_i^{\dagger} \xrightarrow{R_i^{\bullet}}$$

for V_i Equial to Some value $V_1 p_1 = V_1^2/R$ where R_i is the input resistance of the System of V_i is increased or decreased to Some Poul.

V2 then $p_2 = V_2^2/R_i$.

Gab = lo log 10
$$\frac{P_2}{P_1}$$

= lo log $\frac{V_2^2/R_1^2}{V_1^2/R_1^2}$

Gab = lo log 10 $\frac{V_2^2/R_1^2}{V_1^2/R_1^2}$

AB

$$\int G dB = 20 \log_{10} \frac{V_2}{V_1} dB.$$

For Example the magifude of the orwood Voltage gavn of a cascaded System us given by $|Av_T| = |Av_1| |Av_2| |Av_3| - |Av_n|$

Applying the proper logarithmere relationship results in

Pelm: The i/p power to a denice is 10,000 w at a Voltage of 10000 The output power is 5000 and output impedance is 20-2

- O find power gain in decibels
- @ find the voltage gain in decibels

$$= -10 \left(1.30\right) = -13.01 dB$$

$$61v = 20 \log_{10} \frac{v_0}{v_1} = 20 \log_{10} \frac{\sqrt{RR}}{1000} = 20 \log_{10} \sqrt{\frac{500 W \times 20-2}{1000 V}}$$

=
$$20 \log_{10} \frac{100}{1000} = 20 \log_{10} \frac{1}{10} = -20 \log_{10} 10 = -20 dB$$

Frequency response is the plot of Magnitude of Nottage gain as a function of frequency In transactor amplifies the low frequency response is analysed by coupling capacitors and bypass capacitors. The high frequency response is analysed by transactor parastic capacitances & stray wiring capacitance

General frequency Consideration


At high frequency > Stray wining capacitor & By pass capacitors Effect the signal At high frequency > stray wining capaciton a and parasitic capacitance lifed the signal

Frequency response of RC Coupled Amplifier

The frequency response of an amplified is the plot of the magnitude of VoHage gain as a function of frequency. Figure below shows the frequency susponse of Rc loupled amplified

X-anis is frequency which is usually logarithme seals to fascillitate low frequency to high frequency

Y-axis is magnifude of gain /Av



Frequency response of Rc Coupled amplifier.


Frequency response of transformer coupled amplifier

At low frequencies the gain drops due to small value of XL. At f=D

$$X_L = 2\pi f - L = X_L = 0$$


Therefore low frequency susponse is due to small value of of

At high frequencies gain drops due to Stray capacitore b/w turns of primory and secondary windows




Treguency response of direct coupled amplifies


Direct layed amplifies donot cuse coupling and bypass Capacitass As a result there is no drop in gam at low-frequencies the frequency hisponse Curry is flood upto the appearant of frequency Gain drops of high frequences due to the dente internal capacitan us and the stray withing lapar famels



Normali ded gain frequency plot



In Communication application such as audio and vice it is more useful to supresent the mormalised gain in dB



At midband Av => the normalized mid band gown is Egyewel to 1

The normalized gain at outl-off frequencies 0-407 Avmid =0-70]

Normalized decibal Hyggain is Av - 20 hog 10 (Av mid)

Normalized decibel V+g gain in mid band is

Half power frequencies and Bandwidth

The frequencies of and 12 at which the gain is 0.707 Avond are called cut off frequencies or Corner frequencies or break frequencies of is called the lower art of frequency and 12 the upper and of frequency.

The kand width of the amplifies is go ven by.

The output voltage in the midberns of

$$\left[A_{V}\left(mid\right)\right] = \left|\frac{V_{0}}{V_{1}}\right|$$

output power in the medband is

$$Po(mid) = \frac{|Vo|^2}{R}$$

The output Voltage at autt-off frequencies is

The output power at outl-off frequencies is

The olp power of cuttoff prequencies is holf the mid band power output for this reason found by are also called the half power frequencies.

Bysesing vig divides rule

$$\frac{V_0}{V_1} = \frac{R}{R - i \times R}$$

$$A_{Y} = \frac{R}{P}$$

$$P(1-j\frac{Xc}{R})$$

$$A_{\gamma} = \frac{1}{1 - j \frac{xc}{P}}$$

$$|Av| = \frac{1}{1 + \left(\frac{xc}{R}\right)^2}$$

Affer
$$x_c = 1 = 1 = \infty$$

arfe $x_c = 1 = \infty$

At
$$f=\infty$$
 $x_c = \frac{1}{2\pi fc} = 0$


$$2\pi fc \quad 2\pi(\infty)c$$

Scanned by CamScanner


Phaseangle plot: A stage & Coupled amplifies introduces a 180 phase slutt blu ilps of p signals in the mid band regron.

At low frequencies Volag VI - by an additional angle OI

At high freezewaries Volende by VI - by an additional angle of




Low-frequency analysis: In low frequency analysis the response is like a high pass fitter high pass fitter as shown in graph. Therefore it can be modeled as high pass fitter



Capacitive reactorna

At f=0, $X_c=\infty$ at low frequencies capacitor acts as open what :. $V_0=0$ At $f=\infty$, $X_c=0$ at high frequencies capacitor acts as short Ckt... $V_0=V_{ig}$





.. Mid band and high frequency response of Coupling & bypass Capacifors are Same

> When the Capacitive readance equals to the resistance ie & C = R

$$|\Delta_{V}| = \frac{1}{\sqrt{1 + \left(\frac{x_{C}}{R}\right)^{2}}} = \frac{1}{\sqrt{2}}$$

$$= \frac{1}{\sqrt{2}} \times 1 = \frac{1}{\sqrt{2}} |Avmrd|$$

Corresponding magnitude in dB

IAVIdB = 20 log 1/12 = -3dB The above condition is solutified only for cull-off frequency

At cull-of frequency

$$\begin{array}{c} R_{C} = R \\ = R \\ 2\pi f_{C} \\ \hline f = 1 \\ 2\pi R_{C} \end{array}$$

where f is hower supper cuttoff frequency denoted by f

* Let us consider
$$\frac{x_c}{R} = \frac{1}{2\pi \epsilon R} = \frac{1}{2\pi \epsilon R} \cdot \frac{1}{f}$$

where f is the general frequency

$$\frac{x_{C}}{R} = \begin{bmatrix} \frac{1}{2} \\ \frac{1}{2} \end{bmatrix}$$

$$|Av| = \frac{1}{\sqrt{1+\left(\frac{x}{R}\right)^2}}$$

O, is positive Voleads Vi by an angle o,

Bode plot of low frequency response

$$|A_V| = \frac{1}{\sqrt{1 + \left(\frac{f_1}{f}\right)^2}}$$

how frequency response of HPF. Recuicit

f	filf	Av = -21	olog (41/4)	
f1/10	10	-20dB	at 10 ¹⁴	
£1/4	4	-12 dB	N":	A change in frequency by a factor of
filz	2	- 6dB		A change in frequency by a factor to is
ના	1	odB	Ą	Equal to one de cade.
	3 -	fi/4		2 frequency response

Slope = -6dB/octave or 20dB/decade.

Bode plot for low frequency region

-12

-15


-18

-20


-21

is


Low forequency response of FET templifier



Capacitive element that affect the low frequency of a JFFT amplifier



Consider the input network




$$Rinigate$$
 = $\frac{V65}{|I655|}$

V615 = Voltageacross gate and Source IGS5 = Gate reverse Current

Consider
$$\frac{\text{KCG}}{\text{Rsig} + \text{Rj}} = 1$$


Similarly Consider the output licheit



$$V_0 = \frac{V_D \left(R_L / R_0 + R_L \right)}{1 + \frac{X l G_J}{R_0 + R_L}}$$

$$f_{L_{CC}} = \frac{1}{2\pi (R_1 + R_0)} c_0$$

Consider the Cht as shown below



PHm: Determine the lower cutteft frequency of an FET amplifies with the following

Parameters (G = 0.01 UF, Cc = 0.5 UF, Cs = 2 UF, Rsig = 10 KD, RG = 1 MD

Parameters (G = 0.01 UF, Cc = 0.5 UF, Cs = 2 UF, Rsig = 10 KD, RG = 1 MD

RD = 4-7 KD, Rs = 1 KD, RL = 2.2 kD, ID65 = 8 mA, Vp = -47 od = 0.00, VDD = 20 V

List of Dc Conditions for FE7 Amplifier.

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^{\alpha}$$

$$g_{mo} = \frac{2 \text{ Joss}}{|Vp|} = \frac{2V_{8mA}}{4V} = 4m'$$

$$g_{m} = g_{mo} \left(1 - \frac{V_{4sg}}{Vp}\right)$$

$$g_{m} = 4ms \left(1 - \frac{42V}{74V}\right)$$

$$g_{m} = 4ms \left(1 - \frac{1}{2}\right) = 2ms$$

$$g_{m} = 2ms$$

$$g_{$$

$$k_{eq} = k_{s} || \frac{1}{g_{m}} = |k_{s}|| \frac{1}{2ms} = 333.33.0$$


$$= \frac{1}{2\pi k_{eq} c_{s}} = \frac{1}{2\pi x_{333.33.0} \times 2 \times 2 \times p}$$

Midband gain of the System delermined by


$$A_{V(mi'd)} = \frac{V_0}{V_1^{\circ}} = -g_m \left(R_0 || R_1 \right)$$

$$= -2ms \left(4.7K || 2.2K \right)$$

Figure shows the investing amplifier with capacitance of b/w inped & output modes.



Gain (Av) is negative for inverting amplifier Sina Vo and Vi are 180 out of phase during miller theorem we can find the loading effect of Cf on the imput and output arcuits.



→ To find miller i/p capacitome ((Mi)

$$R_{i} = \frac{V_{i}}{I_{i}} \Rightarrow I_{i} = \frac{V_{i}}{R_{i}}$$

$$Z_{i} = \frac{V_{i}}{I_{i}} \Rightarrow I_{i} = \frac{V_{i}}{Z_{i}}$$

Applying KCC at mode A.

$$J_{i} = J_{i} + J_{2}$$

$$\frac{V_{i}}{Z_{i}} = \frac{V_{i}}{R_{i}} + \frac{V_{i} - V_{0}}{X_{cf}}$$

$$\frac{V_{i}}{Z_{i}} = \frac{V_{i}}{R_{i}} + \frac{V_{i} - A_{V}V_{i}}{X_{cf}}$$

$$\frac{V_{i}}{Z_{i}} = \frac{V_{i}}{R_{i}} + V_{i} \left(1 - A_{V}\right)$$

$$\frac{V_{i}}{Z_{i}} = \frac{V_{i}}{R_{i}} + V_{i} \left(1 - A_{V}\right)$$

$$\frac{V_{i}}{Z_{i}} = \frac{V_{i}}{R_{i}} + V_{i} \left(1 - A_{V}\right)$$

$$A_{i} = \frac{A_{i}}{A_{i}}$$

$$A_{i} = \frac{A_{i}}{A_{i}}$$

$$\frac{1}{z_i} = \frac{1}{R_i} + \frac{(1-Av)}{cf}$$

$$\frac{1}{z_i} = \frac{1}{R_i} + \frac{1 - Av}{xcf}$$

$$\frac{1}{z_i} = \frac{1}{R_i} + \frac{1}{x_{c_f}}$$


$$\frac{1-Av}{1-Av}$$

[Mi - Input miller Capacitance

$$\frac{1-Av}{x_{cM_{i}} = \frac{1}{x_{cf}}}$$

Eguating Eor 2 \$ 3 we get

To find miller output Capacitance



Let
$$Y_{CM_i} = \frac{\chi_{Cf}}{1-Av} \rightarrow 0$$

$$x_{cf} = \frac{1}{2\pi f c_f}$$

 $\Delta_V = \frac{V_0}{V_1}$ $\int A_V = \frac{V_0}{V_1}$

Let XCNO = Xcf

 $X(f) = \frac{1}{2\pi f(f)}$

Applying KCL almode B.

$$I_0 = I_1 + I_2$$

$$Y_0 = Y_0 + V_0 - V_1$$

$$\frac{y_0}{z_0} = \frac{v_0}{R_0} + \frac{v_0 - v_1}{x_{cf}}$$

$$\frac{V_0}{I_0} = \frac{V_0}{R_0} + \frac{1 - V_1/V_0}{x_0 f}$$

$$\frac{1}{z_0} = \frac{1}{R_0} + \frac{1 - \frac{1}{Av}}{x_{ct}}$$

$$\frac{1}{z_0} = \frac{1}{R_0} + \frac{1}{x_0 f_{1-1/A}}$$

$$\frac{1}{Z_0} = \frac{1}{R_0} + \frac{1}{x_{CMD}}$$

which is called one miller of peopaci tomce

Conclusion! A capacitante blu i/p4 o/p nodes of an investing emplifies can be


replaced by CM: = Miller input capacitance (1-Ar) (f b) wilp & Ground

CMO= Miller output Capacitana Cf (1- 1/Av) 5/w0/p+ Broop.


If Amplifier is non-inverting replace sign by positive.


VE


At the high frequency end there are two factors that define the -3dB cutoff point the network capacitance sparasitic and wining) and frequent depending of hee (B).



Capacitive elements that affect the high frequency suspense of a JEET amplifix -







from the input liaut we have

$$V : i = \frac{V_{\text{thi}} \times ci}{R_{\text{thi}} + x_{\text{ci}}}$$

$$V : i = \frac{V_{\text{thi}} \times ci}{\frac{R_{\text{thi}} \times ci}{x_{\text{ci}}}}$$

$$\left(\frac{R_{\text{thi}}}{x_{\text{ci}}} + 1\right) \times c_{\text{ci}}$$

$$\frac{1 \cdot \sqrt{|c|}}{\sqrt{1 + \left(\frac{R_1 R_1}{|c|}\right)^2}} \Rightarrow 0$$

f=0, xq=0 and f=0, xq=0 on Substituting this Condition

Consider Rthi = 1

$$Xc_i^\circ$$
 $Xc_i^\circ = Rth_i^\circ$
 $f_{H_i^\circ}^\circ = \frac{1}{2\pi Rth_i^\circ C_i^\circ}$

$$C_{M_1}^{\circ} = (1 - Av) c_f$$

$$C_{M_1} = (1 - Av) c_f$$


$$Av = -gm(RD||RL)$$

$$gm = gmo(1 - \frac{V_{05}}{V_p})$$

$$gmo = \frac{2 ID55}{|V_p|}$$

$$f=\infty$$
, $x_{c_1}=0$ f $f=0$, $x_{c_1}=\infty$ on Substitutiong im 2
we get $|V_0|=|V_0|$ i.e $|V_0|$ mid = $|V_0|$ lonsides $\frac{R_0}{x_{c_0}}=1$
 $\frac{1}{2\pi R_0}$ $\frac{1}{2\pi R_0}$ $\frac{1}{2\pi R_0}$ $\frac{1}{2\pi R_0}$ $\frac{1}{2\pi R_0}$

Assuming identical n-stages of amplifiers connected in Cascaded as Shownin big Let the mid band gain of Each of the Stages be Avined



Cas caded connection q on number of Rc-coupled amplifiers.

For the low frequency the overall voltage goin is given by

Since all the stage are identical.

Av, (low) = Av2 (low) = Av(3) low = Av(n) low.

The low frequency gain Avidow) for one stouge is given

$$|Av(dow)| = |Av(mid)|$$

$$\sqrt{1+(f/f)^2}$$

For m-stage in Cascade Connection we have

$$\left\{ \frac{|Av(low)|}{|Av(mid)|} \right\}^n = \frac{1}{\sqrt{2}}$$

Eq (1) becomes.

$$\frac{1}{\sqrt{2}} = \left[\frac{1}{1 + \left(\frac{f_1}{f_{L(m)}}\right)^2}\right]^n$$

$$\sqrt{2} = \left[\sqrt{1 + \left(\frac{f_1}{f_{L(m)}}\right)^2}\right]^n$$

Squaring on both the sides

taking nth root on both Side

$$2^{1/n} = \left[1 + \left(\frac{f}{f} \right) \right]^{2}$$

$$2^{\frac{1}{2}} = 1 + \left(\frac{f_1}{f_{L(n)}}\right)^2$$

$$g^{1/n}-1 = \left(\frac{f_1}{f_{L(n)}}\right)^2$$

$$\frac{f_1}{f_{kn}} = \sqrt{g^{ln}-1}$$

$$\exists L(m) = \frac{\exists 1}{\sqrt{2^{1/n}-1}}$$

Juin > Lower 3 d B frequency of identical coacaded stages.

overall high frequency cult-off frequency of multistage amplifier

$$\begin{cases} \frac{1}{A \vee \text{chigh}} \\ \frac{1}{A \vee \text{cmid}} \\ \frac{1}{A \vee \text{cmid}} \\ \frac{1}{A \vee \text{cmid}} \\ \frac{1}{A \vee \text{cmid}} \\ \frac{1}{A \vee \text{chigh}} \\ \frac{1}{A \vee$$

Let $f_{H(n)}$ be the upper frequency of the amplifies having n-stage. Then at this frequency $f_{H(n)}$ we have.

$$\int \left| \frac{Av(high)}{|Av(mid)|} \right|^{n} = \frac{1}{\sqrt{2}} \quad \text{ equation } 0 \text{ becomes}.$$

$$\frac{1}{\sqrt{2}} = \left\{ \frac{1}{1 + \left(\frac{f_{+}(m)}{f_{2}}\right)^{2}} \right\}^{\eta}$$

$$\sqrt{2} = \left\{ \sqrt{1 + \left(\frac{f_{+}(m)}{f_{2}}\right)^{2}} \right\}^{\eta}$$

Squarings taking onth root

$$2^{1/\eta} = \left\{ 1 + \left(\frac{f + (\eta)}{f_2} \right)^{\frac{\eta}{2}} \right\}^{\eta/\eta}$$

$$\left(\frac{1}{4} + \frac{1}{4}\right)^2 = 2^{1/n} - 1$$

$$\frac{f_{H(n)}}{f_{2}} = \sqrt{g^{1/n}-1}$$

Chapter - 2 Romya Aut profusor Dept of ECE

The Ac analysis of on FET Configuration requires that a small signal ac male for the FET to be developed.


An ac Voltage applied to the input gate to Source terminal will contend the terrel of current from drawn to source

Gate to Soura Voltage Controls Its drawn to soura current of an PET

The de Vgs Controls Its level of de drain Current Thorough a relationship Known, as Shockleys Equation

$$J_D = J_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

The change in gate to Soura voltage can be determined using the transconductance factor gon in the following manner



Definition of gon using transfer characters to

$$g_m = m = \underline{Ay} = \underline{AID}$$
 $\underline{AZ} = \underline{AID}$

$$g_{m} = \frac{dI_{D}}{dV_{h}s} = \frac{d}{dV_{h}s} \left(I_{DSS} \left(1 - \frac{V_{h}s}{V_{p}} \right)^{2} \right)$$

$$g_m = I_{DSS} \frac{d}{dv_{GS}} \left(1 - \frac{V_{GS}}{v_p}\right)^2$$

$$g_{m} = 2 J_{DSS} \left(1 - \frac{V_{GS}}{V_{P}} \right) \left(\frac{d}{dV_{GS}} \right) - \frac{1}{V_{P}} \frac{dV_{GS}}{dV_{GS}} \right)$$

$$g_{m} = 2 J_{DSS} \left(1 - \frac{V_{GS}}{V_{P}} \right) \left(0 - \frac{1}{V_{P}} \right)$$

$$g_{m} = \frac{2 J_{DSS}}{1 V_{P}} \left(1 - \frac{V_{GS}}{V_{P}} \right)$$

$$J_{VGS} = 0V$$


FET i/p impedance: Input impedance of out the FET's is sufficiently large to assume that the i/p terminous approximate an open account in Equation form.

It is typically practical value of 1092 = 1000M2

FET Ofpionfedonce: output impedance of FET'S are Zo = rd = 1/yos


Yos = 45 (units) is parameter consponent of an admittance Equivalent arount

$$\mathcal{T}d = \frac{\Delta V_{DS}}{\Delta I_D} \bigg|_{V_{SS} = \hat{\mathbf{0}}_{onstand}}$$



A model for the FET transister in the ac domain can be constructed the control of Id by Vgs is included as a current source Vgs gm Connected from drain to source.

The current source has its arrow pointing from drawn to source to establish a 180° phase shift blw output and input Voltages as will occur in actual operation.



The i/p impedance is represented by the open-circuit at the i/p terminals and the output impedance by received from drain to Source. Source is common to both input and output aracks where as gate and drown Source is common to both input and output aracks where as gate and drown ferminals are only in touch through the Controlled awrent source gm Vgs terminals are only in touch through the Controlled awrent source whose of is ignored. The topulvalent arack is simply a current source whose of is ignored. The topulvalent arack is simply a current source whose Magnetude is controlled by the signal Vgs and parameter gm.

Clearly voltage controlled devia).

Configurations


JEET fixed bias configuration

JEET Self buis Configuration

JFE7 Voltage divider bias configuration

JFIT Source follower Clommon drain) Configuration

JEET common gale configuration.



Assume VGG=OV, VDD=OV.

The fixed bias

configuration the

coupling capacitors C, 3

configuration the

coupling capacitors C, 3

configurations capacitors C, 3

configurations late the de

biasing arrangement


from applied signal and

load. They act as short

circuit Equivalents for the

Ac analysis.

Ac Equivalent arcuit



The output impedance

$$Z_0 = R_D || \sigma_d$$

If the resistance rd is kufficiently large om A Food & RD & Zo Compared to ko the Approximation

$$A_{V} = \frac{V_{0}}{V_{i}^{c}}$$

$$V_{0} = -J_{0} R L$$

$$V_{0} = -g_{m} V_{gs} (\sigma d || R_{D})$$

$$V_{0} = -g_{m} V_{i}^{c} (\sigma d || R_{D})$$

$$\frac{V_{0}}{V_{i}^{c}} = -g_{m} (\sigma d || R_{D})$$


$$A_{V} = -g_{m} (\sigma d || R_{D})$$


$$\sigma d \geq 10RD$$

Av= -gm RD

Problem: For fixed bias Configuration had on operating point defined by VGSCB) = -2V & IDB = 5.625m A with IDSS = 10m A, Vp=-8V, YDS = 40US

Determine gm, od, Li, Lo, Av, determine Av by ignoring od.





$$J_{PB} = J_{PSS} \left(1 - \frac{V_{PSS}}{V_{P}} \right)^{2}$$

$$= lomA \left(1 - \frac{J_{SV}}{J_{V}} \right)$$

$$= lomA \left(1 - 0.25 \right)^{2} = lomAx (0.45)^{2} = 5.625 m R$$

$$J_{m} = J_{mo} \left(1 - \frac{V_{OS}}{V_{P}} \right)$$

$$= 2.5 ms \left(1 - \frac{J_{SV}}{J_{S}} \right)$$

$$J_{m_{1}} = 1.88 ms$$

$$J_{Vp_{1}} = \frac{J_{SS}}{J_{Vp_{1}}} = \frac{J_{SS}}{J_{Vp_{1}}} = \frac{J_{SS}}{J_{SS}}$$

$$J_{C} = \frac{J_{SS}}{J_{SS}} = \frac{J_{SS}}{J_{SS}} = \frac{J_{SS}}{J_{SS}}$$


$$J_{C} = \frac{J_{SS}}{J_{SS}} = \frac{J_{SS}}{J_{SS}} = \frac{J_{SS}}{J_{SS}}$$

$$J_{C} = \frac{J_{SS}}{J_{SS}} = \frac{J_{SS}}{J_{SS}} = \frac{J_{SS}}{J_{SS}} = \frac{J_{SS}}{J_{SS}}$$


$$J_{C} = \frac{J_{SS}}{J_{SS}} = \frac$$

4

fixed bias requires 2 de Sources i e disadvantage therefore suy kins



Ac Equivalent Cht: Neglect all the de Sources & C, & (2, G are 5ht-Ckted Neglect lit Effect of Rs.



Input impedance: Zo=RE


ontput impedana: Zo=RD||rd

Zo=RD||rd

Zo=RD||rd

Av: Gain: $Av = \frac{Vo}{V_1^{\circ}}$ $V_0 = -I_0 RL = -g_m V_q s(R_0||rd)$ $V_q = V_1^{\circ} = -g_m V_1^{\circ} (R_0||rd)$ $Av = \frac{V_0}{V_1^{\circ}} = g_m (R_0||rd)$

unbypassed Rs: Considu His Effect of Rs ineglect od)



Lo: output impedance is defined by

$$Z_0 = \frac{V_0}{J_0} / V_i = 0$$

Vi=0V in the Ckt results in the gate terminal being at ground Potential. The voltage across RG is then OV & RG has been Effectively shorted out

Apply KCL abross output loop

$$I_0 + I_D = g_m V_{gs}$$

$$V_{gs} = - (I_0 + I_D) R_g$$

$$I_0 + I_D = -g_m (I_0 + I_D) R_s$$

$$I_0 + I_D = -g_m I_0 R_s - g_m I_D R_s$$

$$I_0 + g_m I_0 R_s = -I_D - g_m I_D R_s$$

$$I_0 \left(1 + g_m R_5 \right) = -I_D \left(1 + g_m R_5 \right)$$

$$I_0 = -I_D$$

The Controlled Current Source

Jan Vgs = 0 A for the
applied Conditions

$$N_{0} = -I_{0}R_{D}$$

$$N_{0} = -(-I_{0})R_{D}$$

$$V_{0} = -I_{0}R_{D}$$


$$\frac{V_{0}}{I_{0}} = R_{D}$$

$$\frac{Z_{0} = R_{D}}{I_{0}}$$

$$Z_{0} = \frac{V_{0}}{I_{0}} = R_{D}$$

$$T_{0} = \frac{V_{0}}{I_{0}} = R_{D}$$

Ay Gain for Self Rias Configuration



KVL across the che

$$V_{1}^{\circ} = V_{g_{5}} - V_{R_{5}} = 0$$

$$V_{g_{5}} = V_{1}^{\circ} - V_{R_{5}}$$

$$V_{g_{5}} = V_{1}^{\circ} - I_{D}R_{5} \rightarrow 0$$

KCL across the opploop

Consider voltage aboss rd

$$V_{rd} = V_0 - V_{RS}$$

$$I' = \frac{V_{rd}}{rd} = \frac{V_0 - V_{RS}}{rd}$$

$$I_{D} = \int m V_{g} s + \frac{V_{0} - V_{RS}}{r d}$$

$$I_{D} = \int m (V_{1}^{o} - I_{D}R_{S}) + \frac{V_{0} - V_{RS}}{r d}$$

$$I_{D} = \int m V_{1}^{o} - \int m I_{D}R_{S} + \frac{(-I_{D}R_{D}) - I_{D}R_{S}}{r d}$$

$$I_{D} = \int m V_{1}^{o} - \int m I_{D}R_{S} + \frac{I_{D}R_{D} + I_{D}R_{S}}{r d} = \int m V_{1}^{o}$$

$$I_{D} = \int m V_{1}^{o} - \int m V_{1}^{o$$

For a Sey kins configuration has an aperating point defined by Vasca) =-2.60 and IDg = 2.6mA, with IDSS = 8mA, Vp =-60, yos= 20.45 determine gm, rd, Io, Zo with a without rd, Av with our without rd.

$$\int m_0 = \frac{2 J_{D55}}{|V_p|}$$

$$\int m_0 = \frac{2 \chi_{8mA}}{\delta} = \frac{16m}{6} = 2.66m5$$

$$\int m = \int m_0 \left(1 - \frac{V_{950}}{V_p}\right)$$

$$= 2.66m5 \left(1 - \frac{-2.6V}{20.6M}\right)$$

$$\int m = 1.51m5$$

with 7d
$$A_{V} = -\frac{9m RD}{1 + 9m R_{S} + \frac{RD + RS}{7d}} = -\frac{(1.51mS)(3.8K)}{1 + 1.51mx1K + 3.3K + 1K}$$

$$A_{V} = -\frac{4.983}{1 + 1.51 + 0.086} = -\frac{4.983}{2.596}$$

$$A_{V} = -1.92$$

$$A_{V} = -g_{m}R_{D}$$


$$I + g_{m}R_{S}$$


$$A_{V} = -(1.51m_{S})(3.3k)$$

$$I + 1.51m_{S} \times IK_{D}$$

$$A_{V} = -1.98$$







Zp

Al Equivalent hi aut using small signal ac model of JFRT

$$V_0 = -I_0 RL$$


$$V_0 = -g_m V_{gs}(rd||R_D)$$

$$V_0 = -g_m V_{i}(rd||R_D)$$

$$\frac{V_0}{V_{i}^{\circ}} = -g_m (rd||R_D)$$

$$A_V = -g_m (rd||R_D)$$

with unbypassed Rs:



$$Z_0 = \frac{V_0}{I_0}$$


$$Z_0 = \left[1 + g_m R_s + \frac{R_s}{rd} \right] R_D$$

$$\left[1 + g_m R_s + \frac{R_s}{rd} + \frac{R_D}{rd} \right]$$

Neglecting the Effect of vol

Ay = Vo Vjo = - gm RD I+gmRs + RD+Rs

Peroblem
FOR JEET Voltage divider bias Calculate Z1°, Zo, Av find Voit V1°=25 mV(2008)



$$g_m = 8ms \left(1 - \frac{\pm 1}{\pm 3}\right)$$

$$g_m = 8ms \left(1 - \frac{1}{3}\right)$$

$$g_m = 5.33ms$$

$$I_{DSS} = 12mA$$

$$V_{p} = -3V$$

$$Y_{0S} = 10MS$$

$$V_{9SB} = -1V$$

$$J_{mo} = \frac{2 \text{ IDSS}}{|V_{p}|} = \frac{2 \text{ X} 12m \text{ A}}{3}$$

$$J_{mo} = 8mS$$

$$J_{mo} = 8mS$$

$$Z_{1} = R_{1} || R_{2} = 100 \text{ m} || 10m$$

$$Z_{10} = 9.09 \text{ m} \Omega$$

$$Z_0 = rd||R_D = 100 kJ2||2k$$

 $Z_0 = 1.96 kJ2$
 $A_V = -9m (rd||R_D)$
 $A_V = 5.33m5 (100 k||2k)$
 $A_V = -1044$

$$V_0 = A_V V_1^0$$

= $(-10.44) \times 25m V$
 $V_0 = -0.26 V (rank)$

$$Z_{0} = R_{1} || R_{g} = 9.09 \, \text{k-D}$$

$$Z_{0} = 2 \, \text{k-D} = R_{D}$$

$$1 + g m R_{S}$$

$$= - \left(5.33 \, \text{m/s} \right) (2 \, \text{k})$$

$$1 + (5.33 \, \text{m/s}) (600 - 2)$$

$$A_{V} = -2.53$$

$$V_{0} = A_{V} \, V_{1}^{o}$$

$$= - (2.53) (25 \, \text{m/s})$$

$$V_{0} = - 63.25 \, \text{m/s} (7 \, \text{m/s})$$

$$Z_0 = \left[1 + g_{\text{m}} R_{\text{S}} + \frac{R_{\text{S}}}{rd}\right] R_D$$

$$\left[1 + g_{\text{m}} R_{\text{S}} + \frac{R_{\text{S}}}{rd} + \frac{R_D}{rd}\right]$$


$$Z_0 = \left[1 + 5 \cdot 33 \text{ ms} \times 600 \cdot 2 + \frac{600 \cdot 2}{100 \text{ K}}\right] 21$$

$$\left[1 + 5 \cdot 33 \text{ ms} \times 600 \cdot 2 + \frac{600 \cdot 2}{100 \text{ K}} + \frac{2 \text{ K}}{100 \text{ K}}\right]$$


$$Z_0 = 2 \text{ K} \Omega$$

9


The output is taken off the source terminal & when the de supply is replaced by its short artwit Equivalent the derain is grounded Chence the terminology Common duain)




JEET Source follower configuration



The Controlled Source and the indernal output impedance of the JFET are tied to ground at one end and Rs on the other with Vo across Rs. Since Im Vgs, rd and Rs are Connected to the Same terminal and ground they can be placed in parallel. The Current Source is in reverse direction but Vgs is still defined blue the gate and Source terminals.



To, Selling Vi=0 the resultant cut is shown below.



Vgs & Vo are across the same parallel n/w results in

Apply KCL across node 5

$$I_{0}+g_{m}V_{gs}=I_{rd}+I_{RS}$$

$$I_{0}+g_{m}V_{gs}=\frac{V_{0}}{v_{d}}+\frac{V_{0}}{R_{s}}$$

$$I_{0}=V_{0}\left[\frac{1}{r_{d}}+\frac{1}{R_{s}}\right]-g_{m}V_{gs}$$

$$I_{0}=V_{0}\left[\frac{1}{r_{d}}+\frac{1}{R_{s}}\right]-g_{m}\left(-V_{0}\right)$$

$$I_{0}=V_{0}\left[\frac{1}{r_{d}}+\frac{1}{R_{s}}+g_{m}\right]$$

Apply Kirchoffs Voltage law around the perimeter of the m/D


$$V_{i}^{o} = V_{gs} + V_{0}$$

$$V_{gs} = V_{i}^{o} - V_{0} \rightarrow \emptyset$$

Substitute 1 in 1


$$A_V = \frac{V_0}{V_1^0} = \frac{g_m(rd||R_S)}{1 + g_m(rd||R_S)}$$


Pasitive Sign for Av reveals that Vogv; are in phase.



**

Consider the Circuit as Shown kelow.






tiga Ac Equivalent Circuit Ming JEET Small seignal Model.

Controlled Current Source g m Vgs be connected from drain to Lour e with od m parallel. The isolation b/w i/p and o/p cis cuit has been lost since the gode terminal is Common ground of the network

where 2, is the impedant booking into Sour would gote terminals building Rs.

To find di the n/w is redraum as shown below.



The voltage V=-Vgs Apply kv L accound the perimeter of the Mp results in

$$V' - V_{rd} - V_{RD} = 0$$

$$V_{rd} = V' - V_{RD}$$

$$V_{rd} = V' - J' R_{D} \rightarrow 0$$

Apply KC L alross node a

$$I' + g_m Vgs = I_{rd}$$

$$I_{rd} = (V' - J' R_D)$$

I'= Ird-9m Vgs Substituting Ird in the above Equation we get.

$$I' = \frac{(V' - I'RD)}{rd} - g_m V_{gs}$$

$$I' = \frac{V'}{rd} - \frac{I'RD}{rd} - g_m (V')$$

$$J' + \frac{I'RD}{rd} = \frac{V'}{rd} + \frac{gmV'}{rd}$$

$$I'\left(1+\frac{RD}{rd}\right) = V'\left(\frac{1}{rd} + gm\right)$$

$$J_{i}^{\prime} = \frac{V^{\prime}}{I^{\prime}} = \frac{rd + RD}{rdV} = \frac{rd + RD}{1 + gmrd}$$

$$Z_{i}^{\prime} = R_{s} || \frac{rd + RD}{1 + gmrd}$$

$$J_{1}^{1} = \frac{\left[1 + \frac{RD}{rd}\right]}{\left[\int_{a}^{b} m + \frac{1}{rd}\right]}$$

Shorted out and Set ys =0 v : gmvgs =0 od will be in parallel with Rp.

$$I_0 = R_D$$

$$\frac{\text{Gain}}{\text{Vi}^{\circ}} : A_{V} = \frac{V_{0}}{V_{i}^{\circ}}$$

Voltage alress od is Vod = Vo-Vio

$$I_{rd} = \frac{V_0 - V_1^0}{\pi d}$$

Apply KCL across node 6 in the fig @ we get

$$I_{rd} + I_{D} + g_{m} \vee g_{s} = 0$$

$$I_{D} = -I_{rd} - g_{m} \vee g_{s}$$

$$= - \left[\frac{v_{0} - v_{i}^{\circ}}{2} \right] - g_{m} \left(- v_{i}^{\circ} \right)$$

$$J_{D} = \frac{V_{1}^{o} - V_{0}}{\tau d} + g_{m}V_{1}^{o}$$

$$V_{0} = J_{D}R_{D} = \left[\frac{V_{1}^{o} - V_{0}}{\tau d} + g_{m}V_{1}^{o} \right]R_{D}$$

$$= \frac{V_{1}^{o}R_{D}}{\tau d} - \frac{V_{0}R_{D}}{\tau d} + g_{m}V_{1}^{o}R_{D}$$

$$V_{0} = \frac{V_{1}^{o}R_{D}}{\tau d} - \frac{V_{0}R_{D}}{\tau d} + g_{m}V_{1}^{o}R_{D}$$

$$V_{0} + \frac{V_{0}R_{D}}{\tau d} = \frac{V_{1}^{o}R_{D}}{\tau d} + g_{m}V_{1}^{o}R_{D}$$

$$V_{0} \left[1 + \frac{R_{D}}{\tau d} \right] = V_{1}^{o} \left[\frac{R_{D}}{\tau d} + g_{m}R_{D} \right]$$

$$V_{0} = \frac{g_{m}R_{D} + \frac{R_{D}}{\tau d}}{\tau d}$$

$$A_{V} = \frac{V_{0}}{V_{1}^{c}} - \frac{g_{m}R_{D} + \frac{R_{D}}{\tau d}}{\left[1 + \frac{R_{D}}{\tau d}\right]}$$


for rd>10RD, the factor Roped lanks nighted as a good approximation of $AV = g_{m}R_{D}$ $V = g_{m}R_{D}$

phase relationship: ty is the will result in an imphase relationship b/w V05 V1° for common gate Configuration.

Broblem on Common Soura Amplifier

For a Source follower networks results in Vgsg = -2.86 V & IDg = 4.56m

Determine gom, od, Zif also calculate Lo with 5 without od, Av with our without od.



$$g_{mo} = \frac{2 \text{ IDSS}}{|Vp|} = \frac{2 \times 16 \text{m } \Delta}{4 \text{ y}} = 8 \text{ms}$$

$$gm = gm_0 \left(1 - \frac{V_{95}}{V_p}\right)$$

= $8m \left(1 - \frac{+2.86}{-4}\right)$
 $gm = 2.28m_5$


$$Z_0 = R_5 | 1 / g_m$$

 $Z_0 = 2.2 K | 1 / 2.28 ms$
 $Z_0 = 365.6952$

$$A_{V} = \frac{4.77}{1+4.77} = 0.83$$

Problem on Common gate Configuration

For the figure schown below is a Common gate Configuration with $V_{GS} = -3.2V$ and $I_{DS} = 2.03 \, \text{mA}$, Determine g_{m} , od Calculate I_{I}^{o} with \$100 thank od \$1.20 ditermine Vo 101 th and with out od.



$$g_{mo} = \frac{2J_{DSS}}{|V_p|}$$

$$g_{mo} = \frac{2 \times 10 \text{ mA}}{4 \text{ V}} = 5 \text{ ms}$$

$$g_{mo} = 5 \text{ ms}$$

$$g_{mo} = g_{mo} \left(1 - \frac{V_{GS}}{V_p}\right)$$

$$= 5 \text{ ms} \left(1 - \frac{42.2 \text{ V}}{+4}\right)$$

$$= 5 \text{ ms} \left(1 - \frac{2.2}{4}\right)$$

$$g_{mo} = 2.25 \text{ ms}$$

with out od.

Northented
$$Z_0 = 3.6 \, \text{K} \parallel 20 \, \text{K} \cdot 20 \, \text{K}$$

$$A_V = (2.25m)(3.6k) + (3.6K/20K)$$

$$1+ (3.6K) + (3.6K/20K)$$

$$AV = \frac{8.1 + 0.18}{1 + 0.18} = 7.02$$

$$A_{V} = \frac{V_0}{V_1^0}$$

$$V_0 = A_V V_1^o = (8.1) \times 40 \text{ mV}$$

$$V_0 = 324 \text{ mV}$$

Longark Assistant professer BBBIT, Dept of ECE

feedback: feedback us a process of Supplying a part of the output back to the input. In transistor amplifier a fraction of the output vollage may fedback to the input terminals.

Two types of feedback:

- 1) positive fudbock:
- @ Negative feedback.

Positive feedback: Both input and output are in Same phase.

Negotive feedback : Both input and output are in outphase.

Positive feedback increases the gavn of an amplifier but it increases distortion

and goin instability.


Negative fuelback decreases the gain but it reduces distortion and noise lend

The negative feedback have following advantages

- 1 Higher input Impedance
- 2 Better stabilized voltage gain
- Improved frequency response.
- Lower output Impedance
- Reduced moise and More linear operation.

The feedback Connection is as Shown below the input signal Vs is applied to a Mixer network where it is combined with a fudback signal vf. The difference of These Signals vi is the imput voltage to the amplifier.

A portion of the amplifier output to is connected to the feed back network CB) which provides a reduced portion of the output as feedborek signal to the input mixes network



Block diagram of feedback amplefier.

Feedback Connection types: There are four basic ways of Connecting the feedback Signal. Both valltage and Current Can be fedback to the input either in Series or parallel.

- O voltage Series feed back
- 3 Yoltage Shunt fredback
- 3 Current Peries fred back
- (4) Current Shunt feed back.


Voltage refers to Connecting the output Voltage as imput its the feed back network.

Current refers to tapping of Some output award Through the feed back network.

Series refers to Connecting the feed back signal in Series with the imput signal voltage. Shunt refers to Connecting the feed back signal in Shunt C parallel with an input award source.

Series feedback Connections are used to increase the input resistance and Shuntfeedback Connection are used to decrease the input resistance.

Voltage feed back decreases the output impedance where as aurent increases the output impedance



Voltage Series feedback gain with feedback: figure above shows the Voltage Series feedback Connection with a part of the output voltage feed back in Series with the input signal resulting in an onerall gain reduction. If there is no feedback cvy =0) the voltage gain of the amplifier stage is

$$A = \frac{V_0}{V_S} = \frac{V_0}{V_i} \longrightarrow 0$$


If a feedback signal Vy is connected in Socies with input then

From Equaction 1

$$A_{\frac{1}{2}} = \frac{V_0}{V_5} = \frac{A}{1 + A \cdot \beta}$$

The above Equiation shows that the gain with feedback is the amplified gain reduced by the factor of (1+ BA).

Voltage Shunt fudback!



The gourn of the feedback for the network is


$$A_f = \frac{V_0}{I_S}$$


$$A_{j} = \frac{A I_{i}}{I_{i} + I_{f}}$$

$$A_{j} = \frac{A I_{i}}{I_{i} + \beta V_{0}}$$

$$A_{j} = \frac{A I_{i}}{I_{i} + \beta A I_{i}} = \frac{A I_{f}}{I_{i} (1 + \beta A)}$$

$$A_{l} = \frac{A}{A}$$





$$A_f = \frac{J_0}{V_S}$$

$$A_f = \frac{T_0}{V_1 + V_f}$$

$$A_{j} = \frac{I_{0}}{V_{i} + \beta I_{0}} = \frac{AV_{i}}{V_{i} + \beta AV_{i}} = \frac{AV_{i}}{V_{i} (1 + A\beta)} = \frac{A}{1 + A\beta}$$

Eurrent Shunt feidback: $I_0 = I_L$ $I_0 = I_L$

$$Af = \frac{T_0}{T_S}$$

$$Af = \frac{T_0}{T_i + T_f}$$


$$Af = \frac{T_0}{T_i + \beta T_0}$$

$$Af = \frac{T_0}{T_i + \beta A T_i}$$

$$Af = \frac{A T_i}{f + \beta A} = \frac{A}{1 + A\beta}$$

$$Af = \frac{A}{1 + A\beta}$$

Input Impedance and output Impedance with feed back



٧o

The imput Impedience can be eletermined as follous.

$$J_i' = \frac{V_i'}{Z_i'} = \frac{V_3 - V_f}{J_f}$$

$$\mathcal{I}_{i,j} = \frac{V_{i,j}}{I_{i,j}} = \mathcal{I}_{i,j}(1+\beta N)$$

Lif-I/p Impedance without feedback

Lif-I/p Impedance with feedback


Lo = output Impedance with out feedback

Loj = O/p Impedance with feedback.

The input Impulance with Series feelback is seen to be the value of the input Impudome with put feedback multiplied by itte factor (1+13A) and applies for both voltage and current series.

output impedance with feedback.

For Vollage freed beach the output impedance is decreased the output impedance its determined by applying a voltage v resulting in a Current I will its is shorted out.



$$V = IZ_0 + AV_1$$

$$V = IZ_0 + A(-V_f)$$

$$V = IZ_0 - AY_f$$

$$V = IZ_0 - ABV$$

$$V + ABV = IZ_0$$

$$V(1+AB) = IZ_0$$

$$V(1+AB) = IZ_0$$

$$Iof = \frac{V}{I} = \frac{Z_0}{1+AB}$$

$$Iof = \frac{Z_0}{1+AB}$$

FOR
$$V_S = 0$$

$$V_1 = V_S - V_f$$


$$V_1 = 0 - V_f$$

$$V_1 = -V_f$$

$$V_2 = \beta V_0$$

$$V_3 = \beta V$$

Voltage Shunt feedback: Input Impedance and output Impedance
The i/p Impedance com ke determined to ke.



Voltage shund feedback Connection.

Input Impedance with feedback $Zif = \frac{V_i}{I_S}$

$$I_{S} = I_{i} + I_{f}$$

$$I_{i} = \frac{V_{i}}{I_{i} + I_{f}} = \frac{V_{i}}{I_{i} + \beta V_{0}}$$

Divide Numerator and denominator by Ii

$$Zif = \frac{Vi/Ii}{Ii/Ii+\beta} VO/Ii$$

 $Z_1 = \frac{V_1}{I_1}$

The Voltage Shunt feedborck amplifier the imput impedance gets reduced by the factor (1+AB)

output Impedance: The ofp Impedance is determined by applying V resulting in a current J with $V_S=0$. I $J_S=0$

$$V = JZ_0 + AIi$$

$$V = JZ_0 - AIi$$

$$V = JZ_0 - A\beta V$$

$$V = JZ_0 - A\beta V$$

$$V + A\beta V = JZ_0$$

$$V(I + A\beta) = JZ_0$$

$$V(I + A\beta) = JZ_0$$

$$\frac{V}{J} = \frac{Z_0}{I + A\beta}$$

$$Z_0 f = \frac{V}{I} = \frac{Z_0}{I + A\beta}$$

DAT
$$I_S = I_1 + I_f$$

$$I_S = 0$$


$$I_1 = -I_f$$

$$\beta = \frac{I_f}{V_0}$$

$$I_f = \beta V_0$$

$$I_f = \beta V$$

Input Impedance of Current Series fudballs



$$J_{1} = \frac{V_{1}}{I_{1}}$$

$$V_{1} = V_{2} - V_{2}$$

$$V_{1} = V_{3} - V_{2}$$

$$V_{1} = V_{3} - V_{2}$$

$$V_{2} = \beta I_{0}$$

$$J_{i} = \frac{V_{s} - V_{f}}{S_{i}}$$

$$J_{i} I_{i} = V_{s} - V_{f}$$

$$J_{i} I_{i} = V_{s} - \beta S_{o}$$

$$J_{i} I_{i} = V_{s} - \beta A V_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i} I_{i}$$

$$J_{i} I_{i} = V_{s} - \beta A J_{i}$$

$$J_{i} I_{i} = V_{s} - \beta$$

output Impedance:
$$V_S = D$$
 $V_S = V_i - V_f$
 $V_i = V_f$

Let a voltage V be applied to the $V_i = V_f$

Let a voltage V be applied to the greenthing current

output port and I denote the resulting current. $I = \frac{V}{Zo} - AV_1^* \quad \text{By applying Kel at the old doop}$


$$I = \frac{V}{I_0} - AVf$$

$$I = \frac{V}{Z_0} - ABI$$

$$I + ABI = \frac{V}{Z_0}$$

$$Z_0 f = \frac{V}{I} = Z_0 (1 + Ap)$$

Current Shunt feed back



Exput Impedance and output impedance:
$$Z_{ij} = \frac{V_{i}'}{I_{5}} = \frac{V_{i}'}{I_{5}'+I_{5}'} = \frac{V_{i}'/I_{i}'}{I_{i}'+\beta I_{5}'/I_{i}'}$$

Consider the output : account of Current Shunt feed back

$$J = \frac{70}{\Lambda} - VII$$

$$\bar{I} = \frac{V}{Z_0} - A\beta I$$

$$\frac{V}{I} = Z_0(I + A_B)$$

 \Rightarrow Determine the Voltage gavn, input- and output impedance with feedback for Voltage Sourd feedback having A = -100, $R_i = 10 \, \text{k/2}$, $R_0 = 30 \, \text{k/2}$ for feedback of $\beta = -0.15$ $\beta = -0.5$.

$$A_{f} = \frac{A}{1 + A \cdot B} = \frac{-100}{1 + (-0.1)(-100)} = \frac{-100}{11} = -9.09$$

$$20f = \frac{20}{1+A\beta} = \frac{20\times10^{3}}{1+6/00)(-0.1)} = 1.82\times52$$

$$\beta = \frac{-0.5}{4\beta} = \frac{A}{1+A\beta} = \frac{-100}{1+(-0.5)(-100)} = \frac{-100}{51} = -1.96$$

$$Zif = Zi(1+A\beta) = 10K D(5i) = 510K D$$

$$Lof = \frac{20}{1+AB} = \frac{20 \times 10^3}{51} = 392.16.2$$

Practical feedback arcuite: Voltage Series feedback




Figure kelow shows an FET amplifier storge with voltage series feedbacks.

A part of the ofp signal Vo is obtained using a feedback, network of resistors R, and R&

The feedback voltage vy is connected in Series with the Source signal vs their difference being The input signal vi

Without feedback the amplifier going

$$A = \frac{V_0}{V_i} = -g_m R_L \rightarrow \mathbb{O}$$

For AC anodysis Consider VDD=0

Rp is analysed wort to ground Considu that has load resistance

$$R_L = R_D Ro (R_1 + R_2) \rightarrow 2$$

The feedback network provides a feedback factor of B

$$\beta \Rightarrow Vo = -V f R_2$$

$$\frac{Vo}{R_1 + R_2}$$

$$\frac{Vo}{V f} = \frac{R_2}{R_1 + R_2}$$

$$\beta = -\frac{R_2}{R_1 + R_2}$$

$$4g = \frac{-g_m R_L}{1 + \left(-\frac{R_R}{R_1 + R_2}\right) \left(-g_m R_L\right)}$$

$$\frac{A_{3} = -g_{m}R_{L}}{1 + g_{m}R_{2}R_{L}} = -g_{m}R_{L}(R_{1} + R_{2})$$

$$= -g_{m}R_{L}(R_$$

Ay =
$$-\frac{g_{m}R_{L}(R_{1}+R_{2})}{\left(\frac{(R_{1}+R_{2})}{g_{m}R_{L}}+R_{2}\right)-g_{m}R_{L}}$$


$$A_{j} = -\left(\frac{R_{1} + R_{2}}{q_{m}R_{L}} + R_{2}\right)$$

$$Ay = -(R_1 + R_2)$$


$$R_2$$

Below figure shows the voltage series fudback Connection using op-amp. The gavin of the op-amp & without fudback is reduced by the fudback factor

$$\beta = \frac{R_2}{R_1 + R_2}$$



Consider the Prester follower as Shown below provider voltage buck feel all



$$A = \frac{h_{f}e \, k_{F}}{h_{i}e}$$

$$B = \frac{V_{f}}{V_{0}} = 1$$

WET he
$$\frac{1}{1+h} = \frac{h \text{fels/hie}}{1 + h \text{fels/hie}}$$


hie + hjer hie


The elphone voltage is the larger voltage. The opposite voltage in course with the larger voltage. The completes of huma have possible its equation of the bescurt without althour the course on of the bescurt without fuellaw, possible of althour fuellaw.

Charmet States food fact I in this feed back becominged the Sample output account to and schom a proportional voltage in Source with the imput. The Current States feed back committee increases impact susustance.

Consider the figure as Shown below Single Stage Counselor amplifier Since the finites of this stage has an embyroused bracker it Effectively how Coursel Series feedback.

The turnent through desistor by sessetts in a feedback voltage that opposes the Source signal applied so that ofp to its seedered.





Value of Ib

without feedback: NAT $A = \frac{I_0}{V_i} = \frac{-I_b h_f e}{I_b h_i e + RE}$

$$A = -\frac{hfe}{hiefRE}$$

$$\beta = \frac{\sqrt{4}}{T_0} = -\frac{T_0}{T_0} R_E = -\frac{R_E}{T_0}$$

The input and output im pedances are Supertively

$$A = -hfe$$

$$(hie+RE)+hfeRE$$


$$A = \frac{-hfe}{hie + hfeRE}$$

The input and output Impedance are calculated as specified kelow


THE HELLERY) = prette

The wiltage gain by with feedback

Voltage struct fred brek. The Constant gam op-ourse creat provide a voltage shart fredback for an opening ideal characterstres I'= 0, V'-0 and voltage gain of infinity



Constant gouin lieur



Equivalent accust .

The garm with feedback as then

$$Af = \frac{V_0}{I_0} = \frac{V_0}{I_1} = \frac{A}{1 + AB} = \frac{1}{B} = -\frac{R_0}{B}$$

Avy =
$$\frac{V_0}{J_S} \times \frac{J_S}{V_1} = -R_0 \left(\frac{1}{R_1} \right) = -\frac{R_0}{R_1}$$

using the FET amplifies in vy shunt feedback vf =0

The feedback is
$$\beta = \frac{Jf}{V_0} = -\frac{1}{R_F}$$

$$Af = \frac{V_0}{J_S} = \frac{A}{1+AB} = \frac{-9mRDRS}{1+(-1/RF)(-9mRDRS)}$$

The voltage gain of the Circuit with feedback is then

$$Av_f = \frac{Vo}{I_6} \times \frac{I_5}{V_5} = \frac{-9 m RDRSR_F}{R_F + 9 m RDRS} \left(\frac{1}{R_5}\right)$$

oscillators are Employed to peroduce disnusoribal digenals that are used as Carrier of Radio and Leliusion broad casts. Oscillators are also used to produce the Sequere wave used as clocks in Computer and other Synchronous Systems.

escillates is a denire which generates the Linusopetal escillations without only taternal imput. To generate the escillations it requires an amplifies ourda feed back relevous of the feedback is of positive feed back

Feedback: The perocess of injecting a fraction of output back to the input is known as feed back.

Positive fueback: when the feed back signal is in phase with the imput signal it is called as positive fuebook of amplifier is called feed back amplifier.


Negative feedback: when the feedback signal is out of phase with the input signal it is called negative feedback

Concept of positive feedback Consider the non-investing amplified with the Voltage good A. Since the complifies is non-investing the output Voltage Vois in phase with the ifp Vs (o'phase white) the part of the output is feedback to the input with the help of a feedback network how much part of the output is to be feedback will be decided by the feedback network gain B.

The amplifier garn AV, is

$$A_{V} = \frac{V_{0}}{V_{1}}$$

This is called open loop gam of the amplifier.



The Amplifier gain A is given by

The gain of the amplifier with feedback is given by

$$h_f = \frac{V_0}{V_5}$$

This is called the closed loop gain of the amplifier.


Favor the figure WAT the fredback is possitive the voltage of its added to Yoto generate ([p of amplifier Vi

The fredback now gold as


$$\beta = \frac{y_f}{Vo}$$

Therefore Vi= Yst Yg

Consider the basic investing amplifies with on open loop gam A the feedback network attenuation factor B is less than unity. Is basic amplifies is investing it produces a phase shift of 1800 b/w input and output.



For an oscillator the feedback must be positive i.e Voltage by must be in phase with Vi Thus the feed back network must Introduce phase shift of 180°. This Ensures the positive feedback.



Basic Block dragram of oscillator Ciait

Let Vi be the Input voltage at the amplifier i/p then $V_0 = A V_i$ (... $A = \frac{V_0}{V_i}$) is the output voltage of the amplifier.

If
$$y_f = \beta V_0$$
 ($\beta = \frac{V_f}{V_0}$)

The feed back voltage.

Ag is refused to as the loop goin.

$$\beta = \frac{\sqrt{4}}{\sqrt{0}} \Rightarrow \sqrt{4} = \beta \sqrt{4}$$

$$\Rightarrow \sqrt{4} = \beta \sqrt{4} \Rightarrow \sqrt{4} = \beta \sqrt{4}$$

$$\Rightarrow \sqrt{4} = \beta \sqrt{4} \Rightarrow \sqrt{4} = \beta \sqrt{4}$$

For an oscillator the feelshark network drives the amplifies we Vfacts as Vi Lo Vf = Vi

$$V_{3} = V_{i} \left(1 - A_{\beta}\right)$$

$$A_{j} = \frac{V_{0}}{V_{3}} = \frac{V_{0}}{V_{i} \left(1 - A_{\beta}\right)}$$

$$W_{i} = A_{j}$$

$$A_{j} = \frac{A_{i}}{1 - A_{\beta}}$$

$$W_{i} = A_{j}$$

New lons ides the various values of B and the lossesponding values of Az for Constant amplified gain of A of 20 A=20

Ð	β	Aj
20	0.005	22 - 22
20	0.004	100
20	0.0045	200
20	0.05	Ø

Conclusion: From to table it is shows that the gain with feedback increases as the amount of positive feedback increases & gain becomes infinite. This indicates that Circuit can produce output without External 1/p 45=0 i.e Ag = Yo = 0 means Yor Just by feeling the

Purt of the output back to the imput of the amplifies aircind. In this condition the circuit stops amplifying and stouts oscillating.


Barkhausen Giterion

Barkhousen Oriferion States Strat

- 1 The to tal phase shift around a loop as the signal proceeds from i/p Through amplifies the feedback network back to the organ completing a coop is 0002 360° (For inverting amplifier total phase shift around a cloge isset of for mon-inverting amplified to talphase around a doop is o')
- 2) The magnitude of the paroduct of the open loop gain of the amplified (A) & the magnitude q the feed back factor & is unity is doop gain |Ap| =1


Phase sheft around a loop is 360°. This ensure positive feedback. The two Conditions are refused as Brakhausen ordered for oscillator.

1AB > 1 the total phase sligt around a loop is 0° of 360° then the output oscillates but the oscillations are of growing type




Growing type of osullations.

Ap/LI & when the dotal phase shift around a loop is 8 08.360 then the oscillations are decaying type 1.0 amplifude decreases be ponentially s the oscillations are finally cease



[AB=1] when the total phase around a doop is 0°05 360° than the Circuit peroduces oscillations with Constant frequency and amplifude could sustained oscillations



Note: For-the sposses ve feedback the feed back signed schooled be in phase with the imput signal.

classification of oscillations


Based on the clements weed in fred back, network oscillators are classified as

- 1 Rc oscillator
- 3 Lc oscillator
- 3 Crystal oscillator
- In Reoscillodors the feedback network uses Re components to generate excelledions Re oscillators are used to generate oscillations in ituaudio frequency rounge (50 Hz -20 KHz).
- In Lc oscillator the feed back network employs the LC components to generalle oscillations in radio freeferency hange (100 KH3-100 mH2)
- In Grystal oscillators the feedback network uses prezo elektic Grystal to generate oscillation. Grystal oscillators are used to generate oscillations in the frequency range of (10KHz-10MHz)

Re phase shift oscillator using FET

- Inophase Shift oscillator Renetural is used in feedback path. In oscicllator feed back network much indroduced phase Shift of 180° to obtain the total phase Shift around a loop as 360 or 0°
 - I le phase shift oscillator is a dow frequency oscillator.


Rc feedback network




Feedback network in Rc phase shift excillator.

one Rc Network produces phoise shift of 60' Item to produce phoise shift of 180° Ite. network are connected in Series to generate total phase of 180' The n/w is disigned in such a way that all the resistance values are capacitance values are same so that for particular frequency each Section of Rtc produces a phase shift of 60'.

Consider the Single Rc network





Single Rc Network and phoisor diagram.

The resistor voltage and averent are in phase 5 in a capacitor the Current Leonds the voltage by an angle 90°. V, 5 V2 differ in phase by angle of

$$tand = \frac{Vc}{V2} = \frac{fxc}{ZR} = \frac{Rc}{R}$$

$$x_c = \frac{1}{Nc} = \frac{1}{2RfC}$$

The values of RSC are selected so as to give a phase shift of 60 at the desired

frequency of oscillations Simu all Mu librer Rc Sections are identical the total phone shift introduced by the feedback network us 120°.

FET phase shift oscillator: CKL diagram




Figure shows the Cacuit of FET Re phase shift oscillator. It Consider of Single Stage amplifred and a feedback network compressing of three identical RC Sections.

The surviver R, and R3, R5 provides the nearous bias its the amphibies Circust the surprise voltage of the feedback network were directly Connected to the amplifier input the substively downinput survivance of the amplifies input the substively downinput survivance of the amplifies input the substively downinput survivance of the amplifier appreciably doads down the substance of the amplifier appreciably doads down the feedback network. Therefore voltage shows us used.

for the amplifier stage FET is used. It is self biased with a capacitor bypassed Source resistance Rs and drawn bear resistance Rp.

The parameters of FET are gon and re

The fudback now is again in 3-stage Rc now having gown

The frequency of oscillation is given by


Nitrountages: The Cereuch is bimple to during and can gooden the output over the audio speapwenty energy it as a first spraywency excelled to.

Brownbacks: By changing the value of Rect on the frequency of the enables can technical the value of Rect all the through himself instably to hard the solution of Rect of the three Ludion never be dranged himself instably to have be place of the flow of the

Le oscillators: Le oscillators templays parallel Le lieus to generale Cinesidal oscillations possellel Le Cincuel es also couled as tuned biseret of suconant lureus. The frequency of oscillations is determined from the suconant londition of the tuned circuet.

figure below shows the bouse configurations of LC oscillator Board on the malure of the healther element x1, x2, x2 two type of Le oscillator com be

obtained.




Ic oscillators are classified into two types.

- 1) Francistor hartley oscillator.
- @ Transister Colpills excillator.

came of both pulate

France Shows & marriage with a supplied of a completed المناف المن المن المن المنافع المن المنافع المن المنافع المن المنافع ا Commercial the annual street of porter



the furthers returns consider of a partial correction infragration to \$10 in January with the implement I the voltage arrans of the first base to the annipolish ment though the loughing lapaniful C.

I state is a longer inductor the function of technic is

- Of at as a de that in the process depole vec it if allows the de automated costy to pass through .
- 1) It acts as an open about for ac

Recharte is used to achieve the isolation between ac and de.

I when the supply to Hage is provided the excellentary award is betyper the trans literia. It produces at Voltages across (, and (2. tounk literial provide the trans literial . It produces at Voltages across (, and le . tounk literial provide the 150 phase shift . The total phase shift around the cloop is 360°.

The extent is coupled to the load through a transformer transformer coupling has the following admantages


D # provides electrical welation by the oscillator of ps load

3 of provides impedance matching by the oscillator 0/pf the board.

The frequency of escillations is given by

The condition for sustained excellection is

here & Ce/c1






Figure shows the transitor hartly oscillator. It Consists of a CE amplifier which introduces a phase shift of 180°. Resistore R1, R2, RE used to establish the desired operating point.

The fud network Consists of tapped inductive Voltage divides L1 and L2 in parallel with the Capacitor c. The Voltage across L1 is fed back to the amplifier input through the Capacitor Ce

RE choke is a longe inductor the function of REC Choke dis

- (1) H acts as a dc Short to the power supply vice it allows the dc aurent basily to pass through.
- 1) It acts as an open as and for ac

The Capacistor C; Greates the ground at the Janction of Hound Le .. The phase at the tank Circuit is 180° and the total phose around the doop is . 360°.

The frequency of oscillations is given by

Lear = Lithz if M is not given.

Leg= Lit Lz +2M

where M is the mutual inductance b/10 4 and be.

the Condition for Sustained oscillation is

hf > 1/12 by Neglecting the Mutual Includence the is the Condition for Sustained oscillations.

R. Tankcht

C. Tankcht


Loo Vo. T. C.L.

WMR. T. C.L.

and the manifester es an see matteres and or enterly of the ferrenge अधीरमानः हितानानिक्तरे अभिनामः स्थाः एक राजित्तम् स्थानिक्तर्भाग्यः स्थानिक्तर्भाग्यः

Elphan behave the main of history of mathematical but the second as a supplementary of the second of

- क रहे केम के मार के का के कार के मान के के का के का का जा का जा का ज And his knowled in the in the section of the
- alives of a metricent si'a cloud metricule could present the test metricely its Milleday
- The simplest describes to & to proposity must been been a long subwest young ce dulipe Arytone it is andre as were dunly near labor.



wein builge oscilloiles using op- May muply iet

At the oscillator frequency the lead day network is designed to interoduce Lero degree phase shift.

The op-amp mon-investing amplifus introduces zero degree phase shift hence the dotal phase shift around the loop is zero

The begress ion for the frequency of oscilloction is obtained from the balancing Condition of the bridge

Bridge arail.

The kaloneing londition is given by

$$\frac{R_3}{R_4} = \frac{R_1}{R_2} + \frac{C_2}{C_1}$$

The frequency of oscillation is given by

$$f = \frac{1}{2\pi\sqrt{R_1R_2e_1c_2}}$$

If
$$R_1 = R_2 = R$$
 of $C_1 = C_2 = c$ then
$$f = \frac{1}{c}$$

For Sustained escillation the gain of the amplifier should be ableau Equial to 3

brystal oscillator

It is basically a durand airail excellator to airail duran is similion to colpetts escillator it uses a piezo electric Crystal instead of an inductor Crystal escillators are sused in Communication transmitters and receives where high frequency stability is required.

Piezo Electric Effect


Pieto- Electric Effect is an electromechanical phenomenon. If the brystal is mechanically vibrated it develops an AC Voltage across the ends of the crystal. The Resonant frequency of the Crystal is inversely proportional to the theremes of the Crystal decreases Crystal the frequency of oscillations in creases as the thickness of the Crystal decreases

characterstics of quartz bystals.

The Guartz Orystals one the best chosa in sinusoidal oscilloctors due to the following reasons.

- 1) They are mechanically storing
- 1) They have good piezoelectore sensitivity
- (3) They are dess Expensive.

Figure Shows the piexweledove bystal mounted between the plactes and Connected across an Ac Sources of Variable frequency of another figure shows the electrical Equivalent Circuit of the mechanically Vibrating Crystal.




L- Electrical Equivalent inductance of Crystal mass

l- Electrical Equivalent aspacetance of the crystal compliance


R - Electrical topenivalent resistance of the Orystal Structure's intermal friction

CM - Capacitance due to mechanical mounting of the brystal.

The frequency response of the brystal is obtained by photting the current I througholte brystal as a function of the frequency of ac source.



Preguency response of piezoelulsic Gystal



brystal impedan a Versus frequency

when the frequency of the ac source is Equal to the frequency is

the current attorneyh the Grystal becomes maximum (Imax). This Condition
is called the series resonance and is is called the series resonant frequency
stories resonance occurs when the reactance of Lis Equal to the reactance of c
in series RLC branch.

$$WL = \frac{1}{wC}$$

$$W^{2} = \frac{1}{LC}$$

$$W = \frac{1}{\sqrt{LC}}$$

$$f = \frac{1}{LC} = \frac{1}{\sqrt{LC}}$$

since the current is maximum the impedance of the bystal is minimum. When the frequency of ac source is Equal to the frequency fp>fs the current through the crystal becomes minimum (Ignin). This condition is called parallel husonance and fp is called the parallel husonant frequency parallel susmance occurs when the reactance of L is Equal to the Sum of the reactances of CM+C

$$\omega L = \frac{1}{\omega CM} + \frac{1}{\omega C}$$

$$\omega^{2} = \frac{1}{\omega} \left[\frac{1}{CM} + \frac{1}{c} \right]$$

$$\frac{1}{Cp} = \frac{1}{Cm} + \frac{1}{c}$$

$$\frac{1}{Cp} = \frac{C + CM}{C \cdot Cm}$$

$$W^{2} - \frac{1}{L^{cp}} = \frac{1}{\sqrt{L^{cp}}}$$

$$f = f_{p} = \frac{1}{\sqrt{L^{cp}}}$$

since the luxurent is minimum the impedance of the brystal is maximum

$$\frac{CP}{C} = \frac{1}{C} + \frac{1}{C}$$


$$\frac{1}{4p} = \frac{1}{2\pi I_{c}}$$

Transistor Crystal oscillator

The brystal can be operated either in the Beries resonant mode or in the parallel resonant mode

brystal oscillator in Series resonand mode

Figure Shows the air wit of Gystal oscillador in which Crystal is operated to deries resonant made.




Transestes crystal oset latos operating in Deries resonant mode

- * The circuit uses a transitor CR Stage R1, R2 & RE are selected to establish the desired B-point, CE bypasses the Emitter resertor RE
- I the Coupling Capacitor C. is delected buch that it acts as a short air circle at the oscillator frequency

- + Repe acts as a short for de current and open circuit for ac signal.
- I brystal is used as series element on the feed back path to that it operal as in series resonant mode. Gystal has minimum impedence of the Evries resonant frequency to therefore maximum feedback from collector to base occurs at this frequency
- I only the oscillations are betyp the frequency of oscillations is held stabilized at its by the bystal. Changes in supply voltage, fransistos densa parametes have no effect on the lisail operations frequency.
- I The frequency stability of the lirand is set by the frequency stability of the brystock which is very high.

Crystal oscillatos in parallel resonant mode




- of belowing to linear of Aparth wellocks in which the Organia its openeded in
- to the second active as almost element in the dank araid so that it operates
- I have to said waterment that of colpita oscillatos with routerdos suplaced by
- to manifest it parallel testment frequency
- the sixtuations are sustained at the protected terment frequency for Series
- a for minimum et the probled tensorium francisco et the broker.
- to the second of the local

miliations of limited solders.

- I to mount the due signal for Computers and other Symples are digital Systems
- To market brain temperature on communication framewilless.
- To amount to local milate francisco or Communication being well

Brancie BJI bystal oscillator with feedback




- > Colpithos willator can by modified by using the brystal to behave as an exceptions
- > The brystal behaver as an inductor for a frequency slightly higher than the suries resonance frequency \$5
- -> The Luc Capacifors Connected in parallel with XTAL.
- -> RIIRZ, RE promides the necessary Diasing Condition
- -> REcais used for isolation of actodo
- > Frequency of oscillation

Parallel resonance frequency

doop phase et 360°

Transistorised wien Bridge escillator.



Transistoriald wien Bridge oscillatoh

- → The wein bridge oscillator Consists of two stuge Common Emitter frances tor amplifiers
- > Each Stage Contributes 180° phase Shift hence the total phase Shift due to the amplifier Stage becomes 360° or 0° which is necessary as per the oscillator Conditions
- -> The Bridge Concests of Rit 4 in Socies, Ret Ce in Parallel. Rot Ry
- > The feedback is applied from the Collector of By through the Coupling Capacitol to the bounds circuit.
- → The Rusistance Ry Serves the dual Jusques of Emitter resistance of the torancistors

 By and also the Element of wearn Bridge
- > The fun stage amplifier promides a gain much more than 35 it is nearsary to reduce it.

March 19 miles of the

gh is not fit much on you built

had along an employed the contract the sound first above in apply that

the frequency with a first supplement by a second of second


period of the section of the section of the section of

phonocont in go . It is got in the property to the both of the property

I will be a long of the said that the a god on a said on a little of the

The purpose of the second of the purpose

Consider the tank ai wil



Sum of all thru reactances should be Equal to Low.

$$\frac{1}{j \times c_1} + \frac{1}{j \times c_2} + j \times c_2 = 0$$

$$-j \times c_1 - j \times c_2 + j \times_L = 0$$

$$j \times_L = j (x_{c_1} + x_{c_2})$$

$$\chi_L = \chi_{c_1} + \chi_{c_2}$$

$$NL = \frac{1}{NC_1} + \frac{1}{NC_2} \implies N^2 = \frac{1}{L} \left[\frac{1}{C_1} + \frac{1}{C_2} \right]$$

$$= \frac{1}{L} \left[\frac{C_1 + C_2}{C_1 + C_2} \right]$$

$$\mathcal{D}^{2} = \frac{1}{\lambda \operatorname{Ceq}}$$

$$\mathcal{D} = \frac{1}{2 \pi \operatorname{VLCeq}}$$

Frequency of oscillation for Hartley oscillator

Leg=4+12

Sumof all those reachance should be Egywal to Low .

$$\frac{i(\lambda_{1}+\lambda_{12})=i\lambda_{1}}{i(\lambda_{1}+\lambda_{2})=i\lambda_{1}} = i\lambda_{1} + i\lambda_{2} + i\lambda_{2} = i\lambda_{1} + i\lambda_{2} = i\lambda_{1} + i\lambda_{2} + i\lambda_{2} = i\lambda_{1} + i\lambda_{2} + i\lambda_$$

frequency of oscillation for wein-Bridge escillator.

To get Sustained oscillation Barkhausin britaire Should Satisfy Ap=1

Therefore goin Af of non-investing Amplifies

$$R_{3} = \left[R_{1} - \frac{j}{\kappa c_{1}} \right] R_{4} \left[\frac{1}{R_{2}} + j \kappa c_{2} \right]$$

$$\frac{R_3}{R_4} = \frac{R_1}{R_2} + R_1 j w c_2 - \frac{j}{w c_1 R_2} - \frac{j^2 \omega c_2}{\omega c_1}$$

$$\frac{R_3}{R_4} = \frac{R_1}{R_8} + \frac{R_1 j \omega c_2 - j}{\omega c_1 R_2} + \frac{C_2}{c_1}$$

Equating Real and Imaginary parts.


$$\frac{R_3}{R_4} = \frac{R_1}{R_2} + \frac{C_2}{C_1}$$

$$\frac{R_3}{R_4} = \frac{R_1}{R_2} + \frac{C_2}{C_1} \qquad R_1 / N C_2 = \frac{3}{N C_1}$$

$$\int f = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}}$$

unijunction oxillator

unifunction bransister can be used in a Single stage oscillator Corcuet to promide a pulse signal suitable for digital circuit applications. The unifunction bransister can be used in what its called a relaxation oscillator.



Basic unijund on oscillator lircust

unizunction Bei llocter waruform.

Ry and Cy are the timing components that set the Circuit oscillating rate. The frequency of oscillation is Calculated by VE 1

N-Stand off ratio varies from 0.4 to 0.6

Capacitor of is charged through heretor of towards supply voltage VBB. As bong as the capacitor voltage VE is below a standoff voltage set by the voltage across B_1-B_2 and the townsites standoff section.

As long as the Capacitor vollouse is less thom peock voltage of the smither appeals as an open Circuit.

Vecvp

9-Standoff ration UT VD = cut in voltage of diode.

when the capacitor voltage V_c Exceeds the Voltage V_p the UJT turns on the capacitor when the capacitor discharging through $R_1 + R_B$, R_B , as assumed as negligible and hence capacitor discharge through R_1

$$\eta = 1 - e^{-T/R7}$$

Neglectiong ND and VBB to get the Approximate relation for T.

Scanned by CamScanner

Hssignment questions. D' Explain Barkhausen Griterion for oscillation. Also give the classification of oscillators. Explain how a fudback aircuit can be used as oscillator. Connection Explain the different types of feedback, types. Derive the Equiation for Lif, Lof for 1 Voltage Serves (2) Voltage Shunt 3 Current Serces @ Current Shunt. with neat aircust diagram Explain the working of Rc phase oscillatorussing FET and write the Equiation for frequency of oscillation. with near accust diagram explarm the operation of tuned oscillator. with near aircuit diagram Suplain the working of farrix aircuit for (6) tuned oscillator actant. 8 with neat wilmit diagram explain the working of Grystal oscilloctos in Series and parallel resonant mode and Explain to characteristic of guestz 3. Derive the Expression for frequency of a wein bridge oxillator and explain the operation using a next araut diagram. @ Exploin the Concept of positive feedback used in oscillotors?

Exploin the practical feedback Circuits?

Module: 5.

Power Amplifiers and Voltage regulators

Aust professor


Power Amplifiers are large Signal Amplifiers they increases the power of given input signal the power amplifiers converts the dc power of the supply voltage to the acpower delivered to the board.

Powel Amplifiers are classified based on the location of 8-point and are follows.


- O class A power amplifiers
- (2) class & power amplifiers
- (3) class AB power amplifiers
- @ class c power amplifiers

Class A power amplifier

class A power amplifiers the g-point is docated in Mid point of Dc Load line So that of p is obtained for full imput cycle i-e totale 360°, Efficiency is small and distortion is very less.



In class B amplifies the 3-point is located at cut-off So that the so that the output Signal varies over one half cycleq the input Signal.



Input output wourforms for a class & power amplifier.

Efficiency of class & amplifiers es much higher than class A amplotier. The harmonic distortion is present due to cut-off Region.

nota Exact replices of the imput womeform is
nota Exact replices of the imput womeform.
The output signal is distorted observe that
the distortion occurs out every zero trassing
of the imput signal Hence the distortion is called
of the imput signal Hence the distortion is called
Cross over distortion.

This can be overlone by locating the operating point blightly above cut off since the B-point


dis docorted slightly above cutout as in class is amplified but much below the Centre of the de load line as in class A amplified these is referred as

Class c power Amplifiers


circuit

In class camplifier the teransister is biased below cull-off det the Extent of reverse bias be VBB the transistor operates in the active regress and arrived flows only for V; > VBB+VX.

Ny = 0.7 Cuttin Voltage for selvion of the base-Ematter tunction. The Current would then be pulses of short duration.



The output current, flows for less than one half cycle of the input Signal the full cycle of the input signal is obtained out the output by the suse of a tened




Depending upon how the load is connected at the amplifier output there are two types of class A power amplifiers as given below.

- 1 Series-fed class A power amplifier
- 2 Transformes coupled class A power amplifier.

Deries fed class A power amplifier

A fixed bias beries fed class A power amplifier as shown below.



The wind is called serves fed amplifier because the load RL is Connected in series with the collector

Dc Analysis

Apply AVL to B. Eloop.

VCL - IB RB - VBE = 0

IB = VCC - VBE - 0

RB

berief fed class A large signal amplifier


The educator current Ic=BIB > B where B is the de current gain of the transition in the CE Configuration.

Apply KVI to the collector to smatter air and

$$V(C = ICR_{L} + V(E))$$

$$V(C$$

The slope of the de load line is (-1/Rx) and the intercept on the Current axis



De doard donne of class A deries fed power amplifier.

Ac analysis

Both the de current and ac current flows through the same loads I connected in duries with the collector Hence the ac doad line as same as the dc load lone. The figure below shows the amplitude of the input signal increases the amplitude of the output current as well as the output voltage increases to a more mum Extend

03 Vcefer for output current 0 3 rce for output Voltage VIE (p-p)

power Considerations

For the power amplifiers the input power is supplied from stude Source Vcc

The de power i/p is given by

output power (Acpower output)

The ac power delivered to the load can be Expressed in the following ways.

- O susing RMS Values
- (2) Mising Reak Signal Values
- (3) using peak-peak signal values
- (4) Using maximum and monimum Values

Justing RMS Values

The ac power delivered to the load (R) is given by.

using peak signal Values

$$W \cdot K \cdot T$$

$$V(E(p) = J(Cp) \cdot PL$$

$$II(p) = V(E(p))$$

$$PL$$

$$V(p-p) = Vp + Vp$$

$$V(p-p) = 2Vp$$

$$Vp = V(p-p)$$

$$2$$

$$1(p-p) = 1p+1p$$

$$1(p-p) = 21p$$

$$1p = 1(p-p)$$

$$\overline{I_{c}(p)} = \underline{I_{c}(p-p)}$$

Po(ac) =
$$V(E(rms)) I(rms)$$

$$= \frac{V(E(p))}{V2} \frac{I(p)}{\sqrt{2}}$$

$$= \frac{V(E(p-p)/2) I(p-p)/2}{9}$$

substitute the values in the above Equation

$$Po(ai) = Ic(p-p) \cdot R_L I(p-p)$$


$$Po(ai) = Ic^2 cp-p) \cdot R_L$$

WKT
$$Iccp-p) = \frac{V(k(p-p))}{k_L}$$

$$V(k(p-p)) = Iccp-p) \cdot k_L.$$







of transfired to the boad from the de source

monumum Efficiency: For marinum swing

maximum for = monimum po (ac) x 100%.

Manimum pilde

8 VICICA

 \Rightarrow Calculate input power, output power and Efficiency of amplifies shown for an input Voltage that results in base current of 5mA(8m3). Assume Silicon transistor with $\beta=40$, VBE=0-1

$$I_{B} = \frac{Vcc - VBE}{RB}$$

$$I_{B} = \frac{18 - 0^{-4}}{1^{-2}R} = 14.42mA$$

$$I_{C} = \beta I_{B} = 40 \times 14.42mA = 576.8mA$$

$$V(E = VCC - ICRC)$$

$$VCE = 18 - 576.8mA \times 16.2$$

$$VCE = 8.77V$$


Icop= V2 - Icoms)

Jup = 12 x 200mA

Je(p) = 282.8mA

Properties of transformer

while analysing the transformer it is assumed that the transformer is ideal of there are no losses in the transformer.



Similarly the winding resistance are assumed to be zero

Turns ratio? The ration no of turns on secondary to the most turns on primary is called turns ration to the transformer denoted by on

$$\frac{N_2}{N_1} = 1 \quad \text{or} \quad \frac{N_1}{N_2} = 1$$

Voltage transformation: The transformer transforms the Voltage applied on one Sude to other dude proportional to the turns rate the transformer can be step up or step down framsformer.

$$\frac{V_2}{\gamma_1} = \frac{N_2}{N_1} = \frac{N_1}{N_2} = \frac{N_1}{N_2}$$

Current transformation

Impedian a transformation: Load on the Secondary

where Re es the doord reflected at the primary

$$\frac{V_{1}I_{2}}{V_{2}I_{1}} = \frac{N_{1}^{2}}{N_{2}^{2}}$$


$$\frac{\left(V_{1}/I_{1}\right)}{\left(V_{2}/I_{2}\right)} = \left(\frac{N_{1}}{N_{2}}\right)^{2}$$

$$\frac{R_{L}^{1}}{R_{L}} = \left(\frac{N_{1}}{N_{2}}\right)^{2}$$

$$R_{L}^{1} = R_{L} \left(\frac{N_{1}}{N_{2}}\right)^{2}$$

$$R_{L}^{1} = \frac{R_{L}}{n^{2}}$$

 $k_{\perp} 7 k_{\perp}$ can be achieved by choosing N₁>N₂ i.e we have to use a step down transformer of appropriate furns ratio.




Dc operations

- It is assumed that the winding resistances are Low

> There is no de voltage drop across primary of transformed the slope of the de load line is reciprocal of the de resistance in the collector ar will


Apply KVL to the Collector acant

Verg = Vcc] This is the de bias voltage Verg for the transmist fol. Hence the de doad line is a Vertical Stringth line passing through a voltage Port on the 2-axis which is VCKB=VCC




dlope = - //RL(d)

The dc i/p power is given as & the dc lurrent drawn is collector bias current I cg



 \Rightarrow The doord resistance R_{\perp} is connected across the secondary of the transformer \Rightarrow The reflected load resistance R_{\perp} is calculated using the formula.

Expression for Ac output power: WKT. Polac) from Sories fed class A. P.A i-e



$$Pac = \left(\frac{2V(c-0)}{8}\right)\left(\frac{2I(g-0)}{8}\right)$$

$$= \frac{4V(c)I(g)}{8}$$

$$Po(ac) = \frac{V(c)I(g)}{8}$$

> For the transformer coupled class of power amplifies the dc base current is 5m A and ac input signal result ion a peak base current swing of 4m A Arrume the Silicon transister with $\beta = 30$ find β : (dc), β 0 (ac) of γ .

$$I_{B} = 5mA$$

$$I_{BCP} = 4mA \qquad \frac{N_{1}}{N_{2}} = 3$$

$$V(C = 10V)$$

$$V(C$$

$$P_{1}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{2}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{3}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{4} = R_{4}(N)/N_{2})^{2}$$

$$P_{5}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{5}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{5}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{5}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{5}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{5}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$


$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 10 \times 150 \text{ m A} = 1.5 \text{ N}$$

$$P_{7}(dc) = V(c) I(B) = 1.5 \text{ N}$$

Calculate ette i/p power ourd of p power and not amplifies wich as shown below. for an input voltage that results in a base current of rom A peak.



$$\frac{T_{B} = V_{CC} - V_{BE}}{R_{B}} = \frac{20 - 0 - 7}{1K} = 19.3 \text{ m A}$$

$$\frac{T_{CQ} = \beta T_{B} = 25 \times 19.3 \text{ m A} = 0.48 \text{ A}$$

$$V_{CE} = V_{CC} - T_{C}R_{C} = 20 \text{ V} - (0.48 \times 20.2) = 10.4 \text{ y}$$

$$\frac{T_{C}(p) = \beta \cdot T_{B}(p) = 25 \times 10 \text{ m A} = 250 \text{ m A}$$

$$P_{C}(dc) = V_{CC} T_{CQ} = 20 \times 0.48 = 9.6 \text{ W}$$

$$P_{C}(dc) = V_{CC} T_{CQ} = 20 \times 0.48 = 9.6 \text{ W}$$

$$P_{C}(dc) = \frac{T_{C}^{2}(p)}{2} R_{L} = 250 \text{ m A} \times 20 \text{ K} = 0.625 \text{ W}$$

$$\eta = P_{C}(ac) = 0.625 = 6.5 \text{ W}$$

$$P_{C}(ac) = 9.6 \text{ W}$$

Conversion Efficiency for class A power Amplifiers

The amplifiers convert the dc power of the Bupply Viciento ac signal power at the Load . The ratio of the ac power delivered to the Load to the de power dupplied to the power amplifier is called the Conversion Efficiency

substitutiong in Equation (we get .

$$\frac{1 \cdot \eta = \frac{V(E(p) \ I(c(p))}{2 \cdot V(c \cdot I(g) \ V(E(p)) \ I(c(p))}}{V(c \cdot I(g))} \rightarrow \Phi$$

Conversion Efficiency of class A decrees fed power Amplifier.

substituting this Value in the Equation (4) we got.

Conversion effectioner for transformer Coupled class A power amplifier.

$$V_{CC} = \frac{V_{Emax} + V_{emin}}{2}$$

$$V_{CE}(p) = \frac{V_{CE}(max) - V_{CE}(min)}{2}$$

$$V_{CC} \cdot I(g)$$

$$= 50 \qquad V_{CE}(max) - V_{CE}(min)$$


$$V_{CE}(max) + V_{CE}(min)$$

$$V_{CE}(max) + V_{CE}(min)$$


$$V_{CE}(min) + V_{CE}(min)$$

$$V_{CE}(min) = 0$$

In class & operation & point lies Exactly on the a-axis in this location transistor operates for only one hour cycle and in remaining my half cycle its off




To obtain full half cycle it is necessary to use two transistors such that one is ON for positive half cycle one other is ON for negocitive half cycle one of the other is ON for negocitive ha



since the above around bries to push the signal aposts (towards and the below around bries to pull the signal down in towards and the below around bries to pull the signal down and the pull bries to pull the signal down and the pull amplifies regarive side class & Amplifies is also could as push-pull amplifies

Block diagram of push-pull amplifies using single voltage and two Voltage supplies.



Class & power-Amplifier using single source and two sources.

* Expression for Acontput Power.

$$I_{C(p)} = \frac{V_{CE(p)}}{R_L}$$

$$Po(ac) = \frac{V_{CE}(p)}{2R_L}$$

The ac output power is manimum when VCE(p) = VCC

$$Po(ac) = \frac{Vcc^2}{2RL}$$
 ... $Iccp) = \frac{Vcc}{RL}$

:
$$Iccp = \frac{Vcc}{RL}$$

The de output pours:

$$I_{CS} = I_{dC} = 2I_{m}$$

Efficiency:
$$\eta = \frac{Po(ac)}{pi(ac)}$$

$$\eta = \frac{Vcc^2}{2RL}$$

$$\frac{2 Vcc^2}{TRL}$$

$$= \frac{\text{Vec}^{2}}{2 \text{PL}} \times \frac{\pi R L}{2 \text{Vec}^{2}}$$

$$9 = \frac{\pi}{4}$$

Efficiency in terms of peak load current & peak load voltage

$$Po(ai) = \frac{V_{\perp}^{2}cp}{2R_{\perp}}$$

$$I_{C(p)} = J_{L(p)} = \frac{V_{L(p)}}{\ell_L}$$

$$I_{L}(p) = \frac{V_{L}(p)}{R_{L}}$$

$$\eta = \frac{Po(ac)}{Pi(ac)} = \frac{V_{L}^{2}(p)}{2RL}$$

$$\frac{2RL}{\pi} = \frac{V_{L}^{2}(p)}{RL}$$

$$= \frac{\sqrt{cc^{2}}}{\frac{2 \sqrt{cc^{2}}}{\sqrt{R} L}} = \frac{\pi}{4} = 0.784 \times 100$$

Power dissipated by output transistes: The power dissipates in transisters as heat and is given by

$$P_{28} = P_{i(dc)} - P_{o(ac)} \Rightarrow \text{for fun transistors}$$

$$P_{8} = \frac{P_{28}}{2} \Rightarrow \text{for one transistor}$$

1 Derive an Expression for manimum input power and output power

$$Pi(dc) = V(c) \cdot Idc$$

$$= V(c) \cdot \left(\frac{2 \cdot I_{max}}{T}\right)$$


$$= V(c) \cdot \left(\frac{2 \cdot V_{L}(max)}{T}\right)$$

$$= V(c) \cdot \left(\frac{2 \cdot V_{L}(max)}{T}\right)$$

$$V_{L}(max) = V(c)$$

$$Pi(dc) \cdot max = \frac{2 \cdot V(c)}{T}$$

$$TRL$$



The arant above shown uses a Center topped input transformer to produce opposite polarity signals to the two transister inputs and an output transformer to drive the load in a push pull mode.

Buring the first half cycle of operation brancistor of is dreven into conduction whereas bransistor of is dreven off. The Current I, through the bransformes results in the first half cycle of signal to the load.

During the second half cycle of the input signal of Conducts whereas of stays of the Current Iz through the formsformer resulting in the second half cycle of the overall signal developed across the local then Varies over the full cycle of signal operation.


Divising positive half cycle thus ic_1 increases above two ($ic_2=0$) then boad current across B_1 $i_L = \frac{N_1}{N_2} ic_1$

Queing negative half cycle thus i'cz will be increasing abone Lero (i'cj-o)


then load curred across 32

The negative sign for it is due to the fact that ic and is are in apposite direction


$$i_{L} = \begin{cases} \frac{N_{I}}{N_{2}} i_{C_{I}} & \text{for } 0 \leq \omega t \leq \pi \\ -\frac{N_{I}}{N_{2}} i_{C_{2}} & \text{for } \pi \leq \omega t \leq 2\pi. \end{cases}$$



using complementary devansitors (npm & pn p) it is possible to obtain a full cycle output a cross a load every half cycle of operation from back transitors as blown in figure below.




while a simple input signal is applied to the base of both transectors the translators being of apposite type will conduct on apposite half cycles of the input. The npn fransectors will be biased into Conduction by the positive half cycle of signal with a resulting half cycle of signal across the load.



During negative half cycle of bignal the prop transistor es biased into Conduction when the input goes negative.


Huring a Complete cycle of the input a complete cycle of output signal is developed across the load one disaduantage of the aircid is the new for suc seperate Voltage supplies . Inother less obrious disaduantage with the Complementary ascuit 18 Shown in the resulting brossover distortion in the output signal



Cross over distortion refers to the fact that during the signal cross over from positive to negative (or viceversa) there is some non-linearity in the output signed - Thes results from the fact that the araul does not proude exact switching of one transister off and the other on out the Lero voltage condition. Both transistors may be partially of so that the output voltage does not follow the input around the Lise voltage Condition biasing the translator in class AB improves this operation by biasing both transistors to be on for more than a half cycle.

Complementary by mometry push pull circuit using dastington transistors

A more peractical version of a push pull actuit using complementary transistors is shown in figure. The circuit uses complementary darlington connected tromsistors to perouse higher of powerent and lower output resistance The asked provides higher output arrent and lower output resistano Here the load resistance is matched by low output resistance of the



the biasing resistors R, and Rg. Kup the darlington brownsistor in the Verge of Conduction as a result the bross once distortion is absent. The low output impedance of the darlington transistor properly motch the low impedance of the load which is usually a loud speaker. The darlington transistor proude higher output current. A small amount of negotive feedback promided through the builts resistor RZ helps to kepthe harmonic distortion of a minimum.



- > Any signal varying ones less than the full 360° cycle is considered to home distortion.
- -> Any ideal complifies is capable of amplifying a pure Sinusoidal Signal to provide a larger version the resulting waveform being a pure Sinusoidal frequency sinusoidal signal.
- -, when distortion occurs output will not be exact duplicate of imput signal
- -> Dus fortion can occur because the dunce characters tre is not linear in this case non linear of amplitude distortion occurs
- > Bus tost on can also because the circuits elements and devices respond to the input signal differently at various frequencies this being frequency
- > one technique for describing distorted but period waveforms uses fourter analysis a method stud describes any periodic waveforms in terms of its fundamental frequency component and frequency components at integr multiple these components are called harmonic components or harmonics.

Harmonic distortion

have howmonic distortion when there are harmonic A signal is considered to frequency components

If the fundamental frequency has amplitude A, and not frequency Component how over amplifude of An

Houmonic distortion can be defined as

% of harmonic distortion =
$$\frac{1}{100} = \frac{100}{100} \times 100$$

Total howmonic distortion

when an output segonal how a number of Individual houmanic distortion Components the Signal can be seen to have a Lotal harmonic distortion based on the individual elements as combined by relation.

second harmonic distoction




Figure Shows a waveform to use for obtaining Second harmonic distorts on.

A Collector Current waveform es shown with the guesant, minimum, manimum signal levels.


An Equation that approximately describes the distorted signal wantformed

where Icg = Quies cont aurent

To - additional de current due de non Zero average of the distorted signal

II - fundormental component of current

Is - second harmonic current due to truice to fundamental frequency.



In paractical power amplifies at airls it is parefisable to use a pop high power formustos. A provided means of obtoining complementary operation while essing the same matched upon transactors for the surpert is provided by a greasi complementary air and

The push pull operation is achieved by using complementary toronsistoes B15 B2 before the matched up no output transistors (935 B4)

The transistors of and of form a dashington connection that parawides of p from a low impedance Enuties follower

The connection of transmitor & & & By forms a feedback pair which similarly provides a dow impedance drive to the doord. Resistor Re Can be adjusted to minimize crossover distortion by adjusting the dc bias condition.

$$I_1 = I_c(max) - I_c(min)$$

Equation for second harmonic distortion

$$D_{2} = \frac{|I_{2}|}{|I_{1}|} \times 100$$

$$D_{2} = \frac{|I_{2}|}{|I_{2}|} \times 100$$

$$I_{c(max)} + I_{c(min)} - I_{cg} \times 100$$

$$I_{c(max)} - I_{c(min)}$$

In terms of VCE

Power signal having distortion

when distortion does occur the off power calculated for the lindistorted signal is no longer correct. when distortion is present the output power delivered to the load resistor & due to fundamental component of the delivered to the load resistor & due to fundamental component of the distorted big mal

$$P_1 = \frac{I_1^2 Rc}{2}$$

The total power due to all the harmonic Components of the distorted signal can be calculated using

The total power can also be expressed in terms of THD

> A class B power amplifier perouides a 20 V peak signal to a 16-2 looked and a

power supply of VCC=30V. determine i/p power and o/p power and Efficiency

$$V(c) = 30V$$

$$Q(d) = V(c) \cdot J(d)$$

$$= V(c) \cdot \frac{Q \cdot J(cp)}{\pi}$$

$$= V(c) \cdot \frac{Q \cdot J(cp)}{\pi}$$

$$= V(c) \cdot \frac{Q \cdot V(cp)}{\pi}$$

$$= \frac{Q0}{16}$$

$$= 30 \times 2 \times \frac{Q0}{\pi \times 16 \cdot 2}$$

$$P(dc) = \frac{Q \cdot Q}{23 \cdot 87 \cdot 16}$$

$$\int_{Q(dc)} P(dc) = \frac{Q \cdot Q^2}{23 \cdot 87 \cdot 16} = \frac{Q \cdot Q^2}{23 \cdot 87 \cdot 16}$$

$$\eta = \frac{Q \cdot Q(dc)}{P(dc)} = \frac{|Q \cdot S|}{23 \cdot 87 \cdot 16} = \frac{22 \cdot 87}{23 \cdot 87 \cdot 16}$$

→ For class B amplifier using a supply VCC=30V and driving a doad of 16 2 determine the manianum i/p power and output power and tomicitor dispersion.


Manimum of power is:
$$Po(ac) = \frac{Vcc^2}{2R_A} = \frac{30^2}{2\times16\Omega} = 28.125R$$

$$Pi(de) = \frac{2 \text{ Vcc}^2}{\pi R_L} = \frac{2 \times 30^2}{\pi \times 16\Omega} = 35.8/R$$

$$\eta = \frac{28.125}{35.81} = 48.54.7$$

$$P_8 = \frac{1}{2} \left(\frac{2 \text{ Vcc}^2}{\pi R_L} \right) = 5.4 \text{ R}$$

> Calculate i/p power, o/p power and power handled by Each output transitor and CKt Efficiency for an i/p of 12 V (8 ms)



$$Vi(p) = Vi(rams) \times \sqrt{2} = 12 \times \sqrt{2} = 16 \cdot 94 - 17 V$$

$$VL(p) = 17 V$$

$$VL(p) = 17 V$$

$$VL(p) = 17 V$$

$$P_0(ac) = \frac{V_1^2 cp}{2R_L} = \frac{17^2}{2x4} = 36.125 \omega$$

$$Pi(dd) = V(c) \cdot I(cg)$$

$$= V(c) \cdot \frac{2}{\pi} J_{L}(p)$$

$$= V(c) \cdot \frac{2}{\pi} J_{L}(p)$$

$$= 25 \times 2 \times 4 \cdot 25 A$$

$$Pi(dc) = 67 \cdot 64 \omega$$

$$\eta = \frac{36 \cdot 125 \omega}{67 \cdot 64 \omega} = 53 \cdot 3 \cdot 1$$

> For the above Same Circuit Calculate max-picde) of max (pocae) of M

$$Pi(dc) = \frac{2Vcc^2}{\pi R_L} = \frac{2 \times 25^2}{\pi \times 4} = 99.470$$

$$\eta = \frac{78.125W}{99.47W} = \frac{78.54}{99.47W}$$

Calculate the harmonic distortion components for an output Signal having fundamental amplitude of d.5V, second harmonic amplitude of 0.25V. third harmonic of 0.1V and fourth harmonic amplitude of 0.05V & Calculate THD

North RC=4-52 & J=3:3 A
Calculate P1 & PT

$$1. D_3 = \frac{|A_3|}{|A_1|} \times 100 = \frac{0.1V}{2.5V} \times 100 = 4.1$$

$$\sqrt{D_f} = \frac{|A_4|}{|A_1|} \times 100 = \frac{0.05 \, \text{y}}{2.5 \, \text{v}} \times 100 = 2.1$$

$$T + D = \sqrt{D_2^2 + D_3^2 + D_4^2 \times 100}$$

$$= \sqrt{(0.10)^2 + (0.04)^2 + (0.02)^2 \times 100} = 0.1095 \times 100$$

$$= 10.95 / .$$

$$P_1 = \frac{J_1^2 Rc}{2} = \frac{(3.3)^2 \times 4-2}{2} = 21-78 D$$


class c and class p power Amplifiers

Classe power Amplifiers: Class c pA not used as audio amplifiers do find cese in tuned arouts as in Communications.

Clarse Amplifiers: Is biased to operate for less than 180° of the imput signal eyele. The tuned air curt in the output however will provide a full cycle of output signed for the fundamental or resonant frequency of the tuned air curt.

(Name C) tourk air curt of the output.

This type of operation is therefore limited to cuse at one fixed frequency as occurs in a Communication ariants.



class D Amplifiers: A class o amplifier is disigned to operate with digital or pulse type signals. An efficiency of over 90% is achieved using this type of air cust making it quite disirable in power Amplifiers.


It is necessary to Convert any 1/p signal 1 nto a pulse type waveform. In

It is necessary to convert any 1/p signal more a prosesty of over 90% is achieved using this type of circuit Muking it swite desirable in power amplifiers

To convert any imput signal into a pulse type waveform before using it to drive a large power load and to convert the signal back into a sinusoidal.

Type signal to recover the original signal.

In the figure below shown the Simusoidal signal may be explied with the i/p into a Comparator type op-amp CKt so that a representative pulse type signal is produced.




Block diagram of the unit needed to amplify the class D Signal and then convert back into the Simusoidal type signal using a low pass filter since the amplifiers transector derives used to provide the output are basically either off or on they provide awrent only when they are turned on with little power loss due to their low on voltage. Since most of the power applied to the amplifier is transferred to the load the Efficiency of the Circuit is typically very high.

Two types of francistos voltage regulators are the Serves voltage regulator and the Shant voltage regulators

Each type of Circuit com provide an output de voltage that is regulated or maintained at a Set value even if the input voltage varies or if the load Connected to the output changes.

Series Voltage Regulation


The basic Connection of a Series regulator actuet is shown in the block diagram below. The Series element Controls to amount of the input voltage that gets to the output.



The output voltage Sampled by a circuit that provides a feedback voltage to be Compared to a suference voltage


- 1) If the output Voltage increases the Comparator Circuit peronides a Contorol signal to cause the Series Contorol element to decrease the amount of the output Voltage by maintaing the output Voltage.
- 2) If the output Voltage decreases the Comparator Circuit provides a Control Signal to Cause the Series Control element to increase the amount of the

Series regulator cricuit: A Simple Series regulator Circuit Shown below Transistors of is the Series control element oursel Lenes diode Dz provides the regulating operation can be described as follows



- 1. If the output voltage decreases the increased base-Emitter voltage causes transition B, to conduct more thereby raising the output voltage constaint
- 2. If the output voltage in creases the decreased base-Emiller Voltage Cauch transister. By to conduct less, thereby reducing the output voltage maintaining the output Constant.

Improved Series regulator



R, and R2 act as a Sampling aircuit with Lenerdiode Dz providing a Septena Voltage and transistor B2 powers Controls the base current to transistor B, to Vary the current passed by transistor B1 to maintain the output Voltage Constant.

If the output voltage tries to increase the increased voltage sampled by R & Re increased Voltage V2 Causes the base Emitter Voltage of transister 82 to go cp.

If B2 Conducts more current less gots to the base of the towns is to B, which then


Parses less current to the board reducting the output voltage There by output

Voltage is maintained Constant.

The voltage V2 provided by Sensing resistors R, and R2 must Equal the Sum of the Base emitter voltage of B2 and Level diods that is

$$V_0 = \frac{R_1 + R_2}{R_2} \left(V_{\chi} + V_{BE_{\chi}} \right)$$

Calculate the output voltage and Iner Current in the regulator Circuit with Re-1K-2




No = Vz - VBE = 12-0.7 = 11.3 V

$$I_R = V_{CC} - V_Z = \frac{20 - 12}{220 - 2} = 36.4 \text{ m A}$$

$$I_c = I_L = \frac{V_0}{R_L} = \frac{11.3 \, \text{V}}{1 \, \text{K}} = 11.3 \, \text{m/s}$$


$$\frac{I_B}{\int_B^B} = \frac{I_C}{\int_B^B} = \frac{11.8 \, \text{m A}}{50} = 226.44$$

Shunt voltage regulator: The Shunt voltage regulator provides regulation by Shunting Current away from the load to regulate to 0/p voltage figure below Shows the block diagram of that



As the output voltage trues to get larger

Basic fransister shunt regulator



A simple shunt regulator around is shown above Revistor Rs drops the unregulated Voltage by an amount that depends on the Current supplied to the load Re Voltage across the load is set by the sener diode and townsestor and The voltage across the load is set by the sener diode and townsestor and townsestor base emitter voltage. If the load surestance decreases, a seedward drive townsestor base emitter voltage. If the load surestance decreases, a seedward drive townsest to the base of B, results shunting less collector current.

Current to the base of B, results shunting less collector current.


The load current is thus larger there by maintaining the regulated voltage across the load. The output voltage to the load is

Important Shunt Regulated

The Lever diode provides a sufference Voltage so that the Voltage across R, senses the output Voltage for to change the current shunted by transector S, is Varied to maintain to output Voltage Constant.

Transistor So provides a larger base current.

-> Determine the regulated voltage and aircuit currents for the Shurt regulator.




load current:
$$I_{k} = \frac{V_{k}}{R_{k}} = \frac{8.9V}{100.2} = 89 \text{ mA}$$

unregulated ifp at 22 v the Current through Rs is

$$\overline{I_S} = \frac{V_i - V_L}{R_S} = \frac{22V - 8.9V}{120 \, \text{m} \Delta} = 109 \, \text{m} \Delta$$

Collector Current is
$$J_c = J_5 - J_L = 109 \text{ mA} - 89 \text{ mA} = 20 \text{ mA}$$



So that the regulator handles a larger load current. The ofp vty is Set by the Lener voltage and that also the two transmitted basi-Emitted.