

BJT Biasing: Application of DC voltages to a transistor establishes a fixed level of current and voltage which establishes an operating point on the output characteristics.

Since the operating point is a fixed point on the characteristic it is called Quiescent point i.e. Q-point for proper amplification.

Q-point is fixed in the middle of the active region.

The transistor can be biased in active or linear region based on the following conditions.

The Base-Emitter junction should be forward biased & collector-Emitter should be reverse biased.

Transistor region of operation.



Active Region: B-E junction is forward bias and C-E junction reverse bias.

Saturation Region: B-E junction is forward bias and C-E junction forward bias.

Cut-off Region: B-E junction is Reverse biased & C-E junction reverse bias.

Operating point or DC load line: The line called dc load line can be drawn on the characteristic of the transistor which represents the applied load. The intersection of the load line with characteristic will determine the operating point.

Consider C-E circuit as shown below & Apply KVL to CKT



Biased transistor along with the characteristics with dc load line analysis.

Apply KVL to C-E $\Rightarrow V_{CC} - I_C R_C - V_{CE} = 0$
 $V_{CC} = I_C R_C + V_{CE} \rightarrow \textcircled{1}$

The V_{CE} axis intercept can be found by choosing $I_C = 0$, in Eq $\textcircled{1}$

$$V_{CC} = V_{CE}$$

The I_C axis intercept can be found by choosing $V_{CE} = 0$ in Eq $\textcircled{1}$

$$I_C = V_{CC}/R_C$$

Equation for the dc load line in the slope intercept form Eq $\textcircled{1}$


$$I_C = (-1/R_C) V_{CE} + V_{CC}/R_C$$

where the slope is $-1/R_C$ while the intercept is V_{CC}/R_C . The intersection of this load line with the output characteristics results in possible operating points. The operating point is chosen around the middle of the load line to provide an equal swing of I_C and V_{CE} about the point.


Types of Biasing

- ① Fixed bias or Base bias ckt
- ② Emitter bias or Emitter stabilized biasing
- ③ Voltage divider / current gain stabilized or β independent / universal bias
- ④ DC bias with feedback.

Fixed bias : Consider the ckt shown below neglect C_1 & C_2 for DC analysis



Fixed bias ckt with capacitor



DC bias

Apply KVL to Base to emitter loop we get

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$I_B R_B = V_{CC} - V_{BE}$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} \rightarrow \text{①}$$

$$I_C = \beta I_B \rightarrow \text{Collector Current}$$

Since the supply voltage V_{CC} and V_{BE} are constant once the resistance R_B is selected I_B is also fixed. Hence the circuit is called fixed bias ckt


Apply KVL to C-E loop

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$\boxed{V_{CE} = V_{CC} - I_C R_C} \rightarrow (3)$$

For fixed bias ckt $V_{BE} = V_B$, $V_E = 0$

Voltage Divider Bias : In the fixed bias and emitter bias circuit the quiescent values of I_C & V_{CE} i.e. Q-points is a function of dc current gain β of the transistor. W.K.T this current gain β is sensitive to temperature and its values keep varying. A biasing ckt independent or less independent on β such as voltage divider circuit is desirable.




Vtg divider bias or universal bias ckt.

The voltage divider bias circuit can be analyzed in two methods.


→ Exact Method

→ Approximate method.


Exact Analysis : The input side of the ckt i.e B-E ckt of the figure is redrawn as shown in the figure below for dc analysis.



The thevenin equivalent of the ckt comprising of V_{cc} , R_1 & R_2 of the above figure shown below.



To find R_{th} i.e thevenin resistance R_{th} , V_{cc} is reduced to zero in the above ckt.



Determination of R_{th}

$$R_{th} = \frac{R_1 R_2}{R_1 + R_2} \rightarrow \textcircled{1}$$

Determination of V_{th}

Apply KVL to I/p loop we get

$$V_{cc} - IR_1 - IR_2 = 0$$

$$V_{cc} - I(R_1 + R_2) = 0$$


$$I = \frac{V_{cc}}{R_1 + R_2}$$

Voltage drop across R_2 is

$$V_{th} = IR_2$$

$$V_{th} = \frac{V_{cc} \cdot R_2}{R_1 + R_2} \rightarrow (2)$$

The fig (2) as cut is redrawn below to the thevenin equivalent b/w B & E



Apply KVL to B-E loop.

$$V_{th} - I_B R_{th} - V_{BE} - I_E R_E = 0$$

$$I_E = I_C + I_B$$

$$I_E = \beta I_B + I_B$$


$$I_E = I_B (1 + \beta) \rightarrow (3)$$

$$V_{th} = I_B R_{th} + V_{BE} + I_B (1 + \beta) R_E$$

$$V_{th} = I_B (R_{th} + (1 + \beta) R_E) + V_{BE}$$

$$I_B = \frac{V_{th} - V_{BE}}{R_{th} + (1 + \beta) R_E} \rightarrow (4)$$

Consider C-E CKT



Apply KVL to CKT

$$V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$$

WKT $I_E \approx I_C$

$$V_{CC} - I_C R_C - V_{CE} - I_C R_E = 0$$

$$V_{CC} - I_C (R_C + R_E) - V_{CE} = 0$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

V_E = Voltage across R_E


$$V_E = I_E R_E$$

$$V_C = V_{CE} + V_E$$

$$V_B = V_{BE} + V_E$$

In this circuit negative feedback is provided through the emitter resistance. As a result I_C & V_{CE} become almost independent of β . For this reason voltage divider bias is also called as beta-independent CKT.

Approximate analysis: The resistance R_E in the emitter CKT gets reflected as $(1 + \beta) R_E$ in the base CKT. Therefore the CKT b/w base & ground in figure can be replaced by an equivalent resistance $R_1' = (1 + \beta) R_E$.



Input circuit for Approximate analysis.

For the ckt given above using KCL we get.

$$I_1 = I_2 + I_B \rightarrow \textcircled{1}$$

$$R_1 = (1 + \beta) R_E \text{ since } \beta \gg 1$$

$$\boxed{R_1 = \beta R_E} \rightarrow \textcircled{1}$$

$$I_B = V_B / R_1 \quad I_2 = V_B / R_2$$

$$\boxed{R_1 = \beta R_E \geq 10 R_2} \rightarrow \textcircled{2}$$

Then $I_B \leq 0.1 I_2$, Hence I_B can be neglected in Eq $\textcircled{1}$

$$I_1 = I_2$$

Apply KVL to ckt

$$V_{CC} = I_1 R_1 + I_2 R_2$$

$$V_{CC} = I_2 (R_1 + R_2)$$

$$\boxed{I_2 = \frac{V_{CC}}{R_1 + R_2}}$$

Drop across R_2 i.e. $V_B = I_2 R_2$

$$\boxed{V_B = \frac{V_{CC} R_2}{R_1 + R_2}} \rightarrow \textcircled{3}$$

Observe the expression for V_B is identical to V_{th}

$$V_B = V_E + V_{BE}, \quad V_E = V_B - V_{BE}, \quad \text{Emitter Current: } I_E = \frac{V_E}{R_E}$$

From o/p ckt or o/p loop $\boxed{V_{CE} = V_{CC} - I_C (R_C + R_E)}$ //

BJT transistor Modeling: In order to analyze the ac operation of a transistor amplifier it is necessary to develop an ac equivalent circuit of a transistor. This ac equivalent circuit is called the model of a transistor.

The model of a transistor is a combination of circuit elements properly chosen that best approximates actual behaviour of the transistor under specific operating conditions.

There are three models commonly used in the small signal ac analysis of transistor network

1. r_e model
2. The hybrid equivalent model
3. The hybrid π model.

At low frequencies the junction capacitance of the transistor acts as open circuit due to their high reactance due to their high reactance at low frequencies small signal models do not consider the effect of junction capacitance.


At high frequencies the junction capacitance conduct appreciably due to their low reactance providing feedback path from output to input in high frequencies small signal models consider the effect of junction capacitance.

r_e model: is a more practical model the important parameter r_e of this model is determined by the actual operating conditions rather than using data sheet values.

hybrid model: the transistor is modelled based on what is happening at its terminals without regard for the physical process taking place inside the transistor.

Hybrid π model: hybrid π model will provide a more accurate model for high frequency effects. This model is used for a full frequency analysis.


To demonstrate the effect that the ac equivalent circuit will have on the analysis to follow consider the circuit as shown below.




Since we are interested only in the ac response of the circuit all the dc supplies can be replaced by a zero potential equivalent i.e. $V_{CC} = 0$. The dc levels i.e. V_{CC} were important for determining the proper Q-point of operation, once determined the dc levels can be ignored in the ac analysis of the network.

In addition the coupling capacitors C_1 and C_2 and bypass capacitor C_E were short circuited due to its small reactance, resulting in short circuit the dc biasing resistor R_E .

The resulting equivalent circuit as shown below.



In ac equivalent circuit analysis we have to determine Z_i , Z_o , A_v , A_{v_i} parameters.



Small signal ac analysis.

From the circuit $I_i = I_b$, $I_o = I_c$. Setting all dc sources to zero and replacing them by a short circuit equivalent. Replacing all capacitors by a short circuit equivalent. Redrawing the network in a more convenient and logical form.


The r_e -transistor model :

Common base Configuration:- Common base BJT transistor has been replaced by the r_e model. The transistor action in this configuration has been replaced by a single diode between emitter and base terminals and controlled current source between base and collector terminals.


For ac response the diode can be replaced by its equivalent ac resistance

The ac resistance of a diode can be determined by the equation $r_{ac} = \frac{26mV}{I_D}$

where I_D is the dc current through the diode. Therefore representing $r_e = \frac{26mV}{I_E}$



Common-Base BJT transistor and r_e -model of the transistor



The subscript e of r_e was chosen to emphasize that it is the dc level of emitter current that determines the ac level of the resistance of the diode

Due to the isolation that exists b/w the input and output circuits of figure 3 it should be fairly obvious.

Input Impedance for the common base configuration of transistor is

$$Z_i = r_e$$

• for common-base configuration typical values of Z_i range from a few ohms to a maximum of about 50 Ω .

Output Impedance: For Z_o impedance if we set the signal $V_i = 0$, then $I_e = 0A$ and $I_c = \alpha I_e = \alpha \times 0A = 0$ resulting in an open circuit equivalent at the output terminals

$$Z_o = \infty \Omega$$

• for common-base configuration typical values of Z_o are in Megohm range.

In general for the common base configuration the input impedance is relatively small and output impedance is quite high.

Voltage gain: from the network or fig 3.

$$\begin{aligned}
 V_o &= -I_o R_L \\
 &= -(I_c) R_L \\
 V_o &= I_c R_L \\
 V_o &= \alpha I_e R_L
 \end{aligned}$$


and $V_i = I_i Z_i = I_e Z_i = I_e r_e$

$$A_v = \frac{V_o}{V_i} = \frac{\alpha I_e R_L}{I_e r_e} = \alpha \frac{R_L}{r_e} \quad \text{if } \alpha = 1 \quad \boxed{A_v = \frac{R_L}{r_e}}$$

Current gain: $A_I = \frac{I_o}{I_i}$

$$A_I = \frac{I_o}{I_i} = \frac{-I_c}{I_e} = \frac{-\alpha I_e}{I_e} = -\alpha$$

$$A_I = -\alpha$$



Eg ① For a Common-base configuration with $I_E = 4 \text{ mA}$, $\alpha = 0.98$ and an ac signal of 2 mV applied b/w the base and emitter terminals.

- ② Determine the input Impedance
- ③ Calculate its voltage gain if a load of $0.56 \text{ k}\Omega$ is connected to the o/p terminals.
- ④ Find the output Impedance and Current gain

$$\rightarrow r_e = \frac{26 \text{ mV}}{I_E} = \frac{26 \text{ mV}}{4 \text{ mA}} = 6.5 \Omega, \quad Z_i = r_e = 6.5 \Omega$$

$$\rightarrow I_i = I_e = \frac{V_i}{Z_i} = \frac{2 \text{ mV}}{6.5 \Omega} = 307.69 \mu\text{A}$$

$$\rightarrow V_o = I_c R_L = \alpha I_e R_L = 0.98 \times 307.69 \mu\text{A} \times 0.56 \text{ k}\Omega = 168.86 \text{ mV}$$

$$A_V = \frac{V_o}{V_i} = \frac{168.86 \text{ mV}}{2 \text{ mV}} = 84.43$$

$$A_I = \frac{I_o}{I_i} = -\alpha = \underline{\underline{-0.98}}$$

$$\rightarrow Z_o = \infty \Omega$$

Common-emitter Configuration: For Common-emitter configuration the input terminals are base and emitter terminals. and output terminals are collector and emitter terminals. Replacing the r_e equivalent model the controlled current source is connected between the collector and base terminals and the diode between the base and emitter terminals.

In CE Configuration the base current is the input current whereas output current is I_c

$$I_c = \beta I_b$$


The current through the diode is therefore determined by

$$I_e = I_c + I_b$$

$$I_e = \beta I_b + I_b = I_b(1 + \beta)$$


$I_e = I_b(1 + \beta)$ if β is very much greater than 1 then $1 + \beta = \beta$

$$\underline{I_e = \beta I_b}$$



Common-emitter BJT transistor and Approximate model CE Configuration

Input Impedance of CE Configuration



$$Z_i = \frac{V_i}{I_i} = \frac{V_{be}}{I_b}$$

r_e -equivalent model

output current source

$$V_i = V_{be} = I_e r_e = (I_c + I_b) r_e = (\beta I_b + I_b) r_e$$

$$V_{be} = V_i = (\beta + 1) I_b r_e$$


$$I_i = \frac{V_{be}}{Z_b} = \frac{(\beta + 1) I_b r_e}{Z_b}$$

$$I_i = (\beta + 1) r_e, \quad \boxed{I_i = \beta r_e}$$

$$\underline{\underline{\beta + 1 \approx \beta}}$$

for the common-emitter configuration, I_i is defined by pre sample from for hundred ohms to the voltage source with resistance of about 6k Ω to 1k Ω .

Output Impedance: From the graphical analysis of the data sheet values negligible resistance acts like collector and emitter.



for CE configuration output of the applied signal is set to zero the current $I_c = 0$ and r_o impedance is

$$\boxed{I_o = r_o}$$

If r_o is ignored as in the r_e -model the output impedance is defined by $I_o = 0$.

Gain: $A_v = \frac{V_o}{V_i}$

$$V_o = -I_o R_L$$

$$= -I_c R_L$$

$$V_o = -\beta I_b R_L$$

$$V_i = I_i Z_b = I_b \beta r_e$$

$$A_v = \frac{-\beta I_b R_L}{\beta I_b r_e}$$

$$\boxed{A_v = -R_L / r_e}$$

9

$$\text{Current gain } A_I = \frac{I_o}{I_i}$$

$$A_I = \frac{I_c}{I_b} = \frac{\beta I_b}{I_b}$$

$$\boxed{A_I = \beta}$$

Ex 2: Given $\beta = 120$, $I_E = 3.2 \text{ mA}$ for CE Configuration with $r_o = \infty \Omega$
determine Z_i , Z_o , A_V , A_I with $2 \text{ k}\Omega$ load resistor.

Soln: $r_e = \frac{26 \text{ mV}}{I_E}$

$$r_e = \frac{26 \text{ mV}}{3.2 \text{ mA}} = 8.125 \Omega$$

$$Z_i = \beta r_e = 120 \times 8.125 \Omega = \underline{\underline{975 \Omega}}$$

$$A_V = -\frac{R_L}{r_e} = \frac{2 \text{ k}\Omega}{8.125 \Omega} = -246.15$$

$$A_I = \frac{I_o}{I_i} = \beta = \underline{\underline{120}}$$

For Common Collector Configuration: Replace the emitter terminal with collector and viceversa.

Common-emitter fixed bias using r_e -model





Figure above shows the common-emitter amplifier using the fixed bias. The input signal V_i is applied to the base of transistor through input coupling capacitor C_1 . The amplified signal V_o is taken out from the collector through the output coupling capacitor C_2 .

In order to perform the small signal ac analysis let us obtain the ac equivalent circuit by reducing the dc sources V_{CC} to zero and short circuiting the coupling capacitors.



Equivalent r_e -model.

Input Impedance: from the circuit Z_i is given by the parallel combination of R_B and βr_e

$$Z_i = R_B \parallel \beta r_e$$

from the analysis of parallel elements that the total resistance of two parallel resistors is always less than the smallest and very to the smallest if one is much larger than other.


$$R_B > \beta r_e$$

$$R_B \geq 10 \beta r_e$$

$$Z_i = \beta r_e$$

$$R_B \geq 10 \beta r_e$$


output Impedance: The o/p Impedance determined by considering $V_i = 0$ when $V_i = 0, I_b = 0, I_i = 0$ resulting in open circuit.



$$Z_o = r_o \parallel R_C$$

$$r_o \geq 10 R_C$$

Voltage gain: $A_v = V_o / V_i$ Consider the output circuit.



$$V_o = -I_o \cdot R_L$$

$$= -I_c \cdot (r_o \parallel R_C)$$

$$V_o = -\beta I_b (r_o \parallel R_C)$$

from the i/p circuit Apply KVL to b-e loop we get

$$V_i - I_b \beta r_e = 0$$

$$V_i = I_b \beta r_e$$

$$I_b = V_i / \beta r_e$$

$$V_o = -\beta \cdot I_b (r_o \parallel R_c)$$


$$= -\beta \cdot \frac{V_i}{\beta r_e} (r_o \parallel R_c)$$

$$\frac{V_o}{V_i} = -\frac{r_o \parallel R_c}{r_e}$$

$$A_v = -\frac{r_o \parallel R_c}{r_e}$$

The negative sign in the resulting equation A_v reveals that a 180° phase shift occurs b/w the input and output signals.

Eg: for the network shown below determine r_e , Z_i , Z_o , A_v



DC Analysis

Apply KVL to B-E loop

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{12 - 0.7}{470k}$$

$$I_B = 24.04 \mu A$$

$$I_E = I_C + I_B$$

$$= \beta I_B + I_B = I_B (\beta + 1)$$

$$I_E = 24.04 \mu A (100 + 1)$$

$$I_E = 2.428 mA$$

$$r_e = \frac{26 mV}{I_E} = \frac{26 mV}{2.428 mA} = 10.71 \Omega$$

$$\beta r_e = 100 \times 10^{-7} \Omega = 1.071 \Omega$$

$$Z_i = R_B \parallel \beta r_e = (470K \parallel 1.071 \Omega) = 1.07K \Omega$$

$$Z_o = R_c = 3K \Omega$$


$$A_v = -\frac{R_c}{r_e} = \frac{3K \Omega}{1.071 \Omega} = -280.11$$

and

$$\text{output Impedance, } Z_o = r_o \parallel R_c = 50K \Omega \parallel 3K \Omega = 2.83K \Omega$$

$$A_v = -\frac{R_c \parallel r_o}{r_e} = -264.24$$

Voltage divider bias : CE configuration using voltage divider bias.




The ac input signal V_i is applied to the base of the transistor through the input coupling capacitor C_1 . The amplified signal V_o is taken out from the collector through the output coupling capacitor C_2 . The emitter bypass capacitor C_E is used to prevent the loss of voltage due to ac negative feedback through R_E by creating an ac ground at the emitter.

At the low frequency the coupling capacitors C_1 , C_2 and bypass capacitor C_E is short circuited.

To perform the small signal ac analysis its equivalent ckt by reducing V_{CC} to zero and replace capacitors by short circuit.

R_1 appears b/w base and ground thus R_1 comes in parallel with R_2 and R_C appears b/w collector and ground. R_E parallel with short circuit of C_E .
Due to low impedance across emitter R_E is also short circuited.



$$R' = R_1 \parallel R_2 = \frac{R_1 R_2}{R_1 + R_2}$$

Input Impedance: $Z_i = R' \parallel \beta r_e$

Output Impedance: Z_o , $V_i = 0$, $I_i = 0$, $I_b = 0$ therefore till βI_b the ckt is acting as open circuit

$$Z_o = R_C \parallel r_o$$

Gain: $A_v = \frac{V_o}{V_i}$

$$\begin{aligned} V_o &= -I_o (R_C \parallel r_o) \\ &= -I_c (R_C \parallel r_o) \end{aligned}$$

$$V_o = -\beta I_b (R_c || r_o)$$

$$= -\beta \cdot \frac{V_i}{\beta r_e} (R_c || r_o)$$

$$\frac{V_o}{V_i} = -\frac{(R_c || r_o)}{r_e}$$


$$A_v = -\frac{R_c || r_o}{r_e}$$

WKT from b-e loop

$$I_b = \frac{V_i}{\beta r_e}$$

Negative sign indicates the phase shift b/w input and output.

Ex: 4 For the given n/w determine Z_i, Z_o, A_v . [If r_o is not given consider $r_o = \infty \Omega$ and neglect].



DC Analysis to find I_E

$$\beta R_E \geq 10 R_2$$

$$90 \times 1.5k \geq 10 \times 8.2k$$

$$135k \geq 82k \text{ (Satisfied)}$$

using Approximate analysis.

$$V_B = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{22V \times 8.2k}{56k + 8.2k} = 2.81V$$

$$V_E = V_B - V_{BE} = 2.81V - 0.7 = 2.11V$$

$$I_E = \frac{V_E}{R_E} = \frac{2.11V}{1.5k\Omega} = 1.41mA$$

$$r_e = \frac{26mV}{I_E} = \frac{26mV}{1.41mA} = 18.44\Omega$$

$$R_1' = R_1 || R_2 = \frac{R_1 R_2}{R_1 + R_2} = 56k || 8.2k = 7.15k\Omega$$

$$Z_i = R_1 \parallel \beta r_e$$

$$= 715k\Omega \parallel 1.66k\Omega$$

$$Z_i = 1.35k\Omega$$

$$\beta r_e = 90 \times 18.44\Omega$$

$$\beta r_e = \underline{\underline{1.66k\Omega}}$$


$$Z_o = R_c \parallel r_o = 6.2k\Omega \parallel 50k\Omega$$

$$Z_o = 5.92k\Omega$$

$$A_v = \frac{-R_c \parallel r_o}{r_e} = \frac{-5.92k\Omega}{18.44\Omega}$$

$$A_v = -324.3$$

→ A voltage divider biased amplifier has $\beta = 100$ and determine the Z_i , Z_o , A_v



$$\beta R_E \geq 10 R_2$$

$$100 \times 1k\Omega \geq 10 \times 22k$$

$$100k \geq 220k \text{ condition not satisfied}$$

use exact analysis.

$$V_{th} = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{12 \times 22k}{22k + 22k} = 3.807V$$

$$R_{th} = R_1 \parallel R_2 = \frac{R_1 R_2}{R_1 + R_2} = 11k\Omega$$

$$I_B = \frac{V_{th} - V_{BE}}{R_{th} + (1 + \beta) R_E}$$

$$I_B = 26.25\mu A$$

$$I_E = I_B (1 + \beta) = 26.25\mu A (101)$$

$$I_E = 2.65mA$$

$$r_e = \frac{26 \text{ mV}}{I_E}$$

$$r_e = \frac{26 \text{ mV}}{2.65 \text{ mA}} = 9.81 \Omega$$

$$Z_i = R_1 \parallel \beta r_e$$

$$= 17.346 \text{ k} \parallel 921$$

$$\boxed{Z_i = 928.48 \Omega}$$

$$Z_o = R_c \parallel r_o, \text{ Neglect } r_o$$

$$\boxed{Z_o = 2.2 \text{ k} \Omega}$$

$$A_v = \frac{-R_c \parallel r_o}{r_e}$$

$$A_v = -\frac{2.2 \text{ k}}{9.81}$$

$$\boxed{A_v = -224.2}$$


$$\beta r_e = 100 \times 9.81$$

$$\beta r_e = \underline{921}$$

$$R_1 = R_{th} = R_1 \parallel R_2$$


14

Emitter follower Configuration: when the output is taken from the emitter terminal of the transistor the network is referred as an emitter follower.



The output voltage is always slightly less than the input signal due to the drop from base to emitter. The emitter voltage is in phase with the signal V_i .

It is frequently used for Impedance Matching. It presents a high impedance at the input and a low impedance at the output which is opposite of the standard fixed bias configuration.



Substituting the r_e equivalent circuit into the ac equivalent n/w

Input Impedance: Apply KVL to the i/p circuit we have

$$V_i = I_b \beta r_e + I_e R_E$$

$$= I_b \beta r_e + (1 + \beta) I_b R_E$$

$$Z_b = \frac{V_i}{I_b} = \frac{I_b (\beta r_e + (1 + \beta) R_E)}{I_b}$$

$$Z_b = \beta r_e + (1 + \beta) R_E = \beta r_e + \beta R_E = \beta (r_e + R_E) = \beta R_E$$

$$Z_i = R_B \parallel Z_b$$

Output Impedance: Consider $I_b = \frac{V_i}{Z_b}$

$$I_b = \frac{V_i}{Z_b} \quad I_b = \frac{I_e}{1+\beta} \Rightarrow I_e = (1+\beta)I_b$$

$$\frac{I_e}{1+\beta} = \frac{V_i}{Z_b}$$


$$\frac{I_e}{1+\beta} = \frac{V_i}{Z_b}$$

$$I_e = \frac{V_i(1+\beta)}{Z_b}$$

$$I_e = \frac{V_i(1+\beta)}{\beta r_e + (1+\beta)R_E} = \frac{V_i}{r_e/R_E + 1}$$

$$I_e = \frac{V_i}{r_e + R_E}$$

$$V_i = I_e(r_e + R_E)$$



To find I_o : $V_i = 0$

$$I_o = r_e \parallel R_E$$

$$I_o = \frac{r_e R_E}{r_e + R_E}$$

$$A_v = \frac{V_o}{V_i}$$

Apply Voltage divider rule across R_E

$$V_o = \frac{R_E}{r_e + R_E} V_i$$

$$\frac{V_o}{V_i} = \frac{R_E}{r_e + R_E}$$

$$A_v = \frac{R_E}{r_e + R_E}$$

if $R_E \gg r_e$

$$A_v = R_E/R_E = 1$$

$$A_I = \frac{I_o}{I_i}$$

$$I_i = \frac{V_i}{Z_i} \quad I_o = \frac{-V_o}{R_E}$$

$$= \frac{V_o/R_E}{V_i/Z_i}$$

$$= \frac{V_o}{V_i} \times \frac{Z_i}{R_E}$$

$$A_I = A_v \frac{Z_i}{R_E}$$

The hybrid equivalent model

Consider the two port network, To develop the hybrid equivalent model of two port network.

Consider I_i and V_o are independent variables and V_i and I_o are dependent variables



$$V_i = h_{11} I_i + h_{12} V_o$$

$$I_o = h_{21} I_i + h_{22} V_o$$

The parameters h_{11} , h_{12} , h_{21} and h_{22} are called hybrid parameters or h-parameters. It is hybrid because the parameters are mix of impedance, admittance and dimensionless units

$$h_{11} = \left. \frac{V_i}{I_i} \right|_{V_o=0} \Rightarrow \text{Input impedance} = h_i$$

$$h_{12} = \left. \frac{V_i}{V_o} \right|_{I_i=0} \Rightarrow \text{Reverse voltage transfer ratio} = h_r$$

$$h_{21} = \left. \frac{I_o}{I_i} \right|_{V_o=0} \Rightarrow \text{Forward voltage transfer ratio} = h_f$$

$$h_{22} = \left. \frac{I_o}{V_o} \right|_{I_i=0} \Rightarrow \text{output impedance} = h_o$$

$$V_i = h_i I_i + h_r V_o$$

$$I_o = h_f I_i + h_o V_o$$


From the equation

$h_i I_i$ - represents the voltage drop across the impedance h_i


$h_r V_o$ - represents a controlled voltage source.

$h_f I_i$ - represents a controlled current source

$h_o V_o$ - represents the current through the admittance h_o .



Hybrid model of CB configuration



$h_i = h_{ib}$
 $h_r = h_{rb}$
 $h_f = h_{fb}$
 $h_o = h_{ob}$


$V_i = V_{eb}, I_i = I_e, I_o = I_c, V_o = V_{cb}$

$V_i = h_i I_i + h_r V_o$


$V_{eb} = h_{ib} I_e + h_{rb} V_{cb}$

$I_o = h_f I_i + h_o V_o$

$I_c = h_{fb} I_e + h_{ob} V_{cb}$




Hybrid model for CE Configuration



$V_i = V_{be}, I_i = I_B, V_o = V_{ce}, I_o = I_C.$

$h_i = h_{ie}$
 $h_r = h_{re}$
 $h_f = h_{fe}$
 $h_o = h_{oe}$


$V_i = h_i I_i + h_r V_o \Rightarrow V_{be} = h_{ie} I_B + h_{re} V_{ce}$
 $I_o = h_f I_i + h_o V_o \Rightarrow I_C = h_{fe} I_B + h_{oe} V_{ce}$




hybrid model of CE Configuration.

Hybrid model for CC Configuration

$V_i = V_{bc}, V_o = V_{ec}, I_i = I_B, I_o = I_e$



$V_i = h_i I_i + h_o V_o \Rightarrow V_{bc} = h_{rc} I_B + h_{re} V_{ec}$
 $I_o = h_f I_i + h_f V_o \Rightarrow I_e = h_{fc} I_B + h_{oc} V_{ec}$



hybrid model of CC Configuration

Common-Emitter-fixed bias Configuration using h-parameter





Figure shows the CE amplifier using fixed bias. The ac input signal V_i is applied to the base of transistor through its input coupling capacitor C_1 . The amplified signal V_o is taken at the collector through its output coupling capacitor C_2 .

For small signal ac analysis the dc source V_{CC} will be replaced to zero short circuit the coupling capacitor C_1 & C_2 .

R_B appears b/w base and ground R_C b/w collector and ground.



Substituting the approximate hybrid equivalent circuit in ac equivalent N/A.

$$Z_i = R_B \parallel h_{ie}$$

$$Z_o = R_C \parallel 1/h_{oe}$$

Gain! $A_v \approx R_L = R_C \parallel 1/h_{oe}$ from ckt

$$V_o = -I_o R_L \\ = -I_c R_L$$

$$= -h_{fe} I_B R_L \\ = -h_{fe} \cdot \frac{V_i}{h_{ie}} R_L \quad I_B = \frac{V_i}{h_{ie}}$$

$$A_v = \frac{V_o}{V_i} = \frac{-h_{fe} V_i R_L}{h_{ie} V_i}$$

$$A_v = \frac{-h_{fe} R_L}{h_{ie}} = \frac{-h_{fe} (R_C \parallel 1/h_{oe})}{h_{ie}}$$

Common-Emitter Fixed Bias Configuration using h-parameters.





Figure shows the CE amplifier using fixed bias. The ac input signal V_i is applied to the base of transistor through the input coupling capacitor C_1 . The amplified signal V_o is taken at the collector through the output coupling capacitor C_2 .

For small signal ac analysis the dc source V_{cc} will be replaced by zero ohm circuit the coupling capacitor C_1 & C_2 .

R_B appears b/w base and ground R_C b/w collector and ground.



Substituting the approximate hybrid equivalent circuit in ac equivalent N/W.

$$I_i = R_B \parallel h_{ie}$$

$$I_o = R_C \parallel 1/h_{oe}$$

Gain: $A_v = R_L = R_C \parallel 1/h_{oe}$ fromckt

$$V_o = -I_o R_L = -I_c R_L$$

$$= -h_{fe} I_B R_L$$

$$= -h_{fe} \cdot \frac{V_i}{h_{ie}} R_L \quad I_B = \frac{V_i}{h_{ie}}$$

$$A_v = \frac{V_o}{V_i} = \frac{-h_{fe} V_i R_L}{h_{ie} V_i}$$

$$A_v = \frac{-h_{fe} R_L}{h_{ie}} = \frac{-h_{fe} (R_C \parallel 1/h_{oe})}{h_{ie}}$$


$$A_v = \frac{V_o}{V_i} = - \frac{h_{fe} (R_c \parallel 1/h_{oe})}{h_{ie}}$$

A_i - Assuming that $R_E \gg h_{ie}$

$$A_i = \frac{I_o}{I_i} = \frac{h_{fe} I_b}{I_i} = \frac{h_{fe} I_b}{I_b}$$

$$A_i = h_{fe}$$

For the β of the transistor I_b, I_c, h_{ie}, h_{fe}



$$Z_i = R_B \parallel h_{ie} = 330k \parallel 1.175k \Omega = 1.17k \Omega$$


$$r_o = 1/h_{oe} = \frac{1}{200 \mu S/V} = 50k \Omega$$

$$Z_o = R_c \parallel \frac{1}{h_{oe}} = 2.7k \parallel 50k \Omega = 2.56k \Omega$$

$$A_v = \frac{-h_{fe} (R_c \parallel 1/h_{oe})}{h_{ie}} = -262.34$$

$$A_i = h_{fe} = 120$$

Voltage divider configuration: For this voltage divider bias configuration the β of the transistor is assumed to be very large. R_E is replaced with $R' = R_1 \parallel R_2$



(without bypass R_E)

18




Fig ① Voltage divider bias configuration

The small signal parameter $h_{re} V_{ce}$ is often too small to be considered so that input resistance is just h_{ie} often its output resistance h_{oe} is often large compared with the collector resistor R_c and its effects can be ignored.

Input impedance: (Z_i): The input impedance is the parallel combination of bias

resistors R_1 & R_2 $R^1 = R_1 \parallel R_2$

$$R^1 = \frac{R_1 R_2}{R_1 + R_2}$$

R^1 parallel with h_{ie}

$$Z_i = R^1 \parallel h_{ie}$$

output impedance: As $h_{fe} I_b$ (βI_b) is an ideal current generator with

infinite output impedance

$$Z_o = R_c$$

Voltage gain (A_V): The negative sign indicates phase inversion of the output waveform

$$V_o = -I_o R_c$$

$$V_o = -h_{fe} I_b R_c$$

$$= -h_{fe} \frac{V_i}{h_{ie}} R_c$$

$$I_o = I_c = h_{fe} I_b$$

$$I_b = \frac{V_i}{h_{ie}}$$

$$V_o = -\frac{h_{fe} V_i R_c}{h_{ie}}$$

$$A_V = \frac{V_o}{V_i}$$

$$= \frac{-\frac{h_{fe} V_i R_c}{h_{ie}}}{V_i}$$

$$A_V = -\frac{h_{fe} R_c}{h_{ie}}$$

Current gain: $A_I = \frac{I_o}{I_i}$

Using current divider rule $I_b = \frac{I_i R_1}{R_1 + h_{ie}} = I_b$

$$I_o = -h_{fe} I_b$$



$$\frac{I_o}{I_b} = -h_{fe}$$

$$\frac{I_b}{I_i} = \frac{R_1}{R_1 + h_{ie}}$$

$$A_I = \frac{I_o}{I_i} \times \frac{I_b}{I_b} = -h_{fe} \cdot \frac{R_1}{R_1 + h_{ie}}$$

$$A_I = h_{fe}$$

with bypass RE



The input impedance Zi is the base resistor in parallel with the impedance of base

Apply KVL to the base circuit

$$I_b = \frac{V_i}{Z_b}$$

$$V_i = I_b h_{ie} + I_E R_E$$

$$V_i = I_b h_{ie} + (1 + \beta) I_b R_E$$

$$V_i = I_b (h_{ie} + (1 + \beta) R_E)$$

$$\beta = h_{fe} \beta$$

$$V_i = I_b (h_{ie} + (1 + h_{fe}) R_E)$$

$$Z_b = \frac{V_i}{I_b} = h_{ie} + (1 + h_{fe}) R_E$$

$$Z_b = h_{ie} + (1 + h_{fe}) R_E$$

$$1 + h_{fe} = h_{fe}$$

$$Z_b = h_{ie} + h_{fe} R_E$$

$$R' = R_1 || R_2$$

$$Z_i = R' || Z_b$$

Output impedance (Zo) : Set Vi=0, Ib=0 therefore Zo = RC

Gain Av :
$$I_b = \frac{V_i}{Z_b}$$

$$V_o = -I_o R_c$$

$$= -I_c R_c$$

$$V_o = -h_{fe} I_b R_c$$

$$V_o = -h_{fe} \frac{V_i}{Z_b} R_c$$

$$A_v = \frac{V_o}{V_i}$$

$$= \frac{-h_{fe} \cdot \frac{V_i}{Z_b} R_c}{V_i}$$

$$A_v = -\frac{h_{fe} R_c}{Z_b}$$



$$A_v = -\frac{h_{fe} R_c}{h_{fe} R_E}$$

$$A_v = -R_c / R_E$$

$$Z_b = h_{ie} + h_{fe} R_E$$

$$Z_b = h_{fe} R_E$$

Emitter follower circuit



Input Impedance: Z_i

$$Z_i = R_B \parallel Z_b$$

$$Z_b = \frac{V_i}{I_b}$$

Apply KVL to b-e loop

$$V_i - I_b h_{ie} - I_e R_E = 0$$

$$V_i - I_b h_{ie} - I_b (1+h_{fe}) R_E = 0$$

$$V_i - I_b (h_{ie} + (1+h_{fe}) R_E) = 0$$

$$V_i = I_b (h_{ie} + (1+h_{fe}) R_E) \quad \square$$

$$Z_b = \frac{V_i}{I_b} = \frac{I_b (h_{ie} + (1+h_{fe}) R_E)}{I_b}$$

$$\boxed{Z_b = h_{ie} + (1+h_{fe}) R_E}$$

h_{ie} is very much small compared with $(1+h_{fe}) R_E$ so neglect h_{ie}

$$Z_b = (1+h_{fe}) R_E$$

$$\boxed{Z_b = h_{fe} R_E}$$

$$1+h_{fe} \approx h_{fe}$$

Output Impedance : Consider $Z_b = \frac{V_i}{I_b}$ & $I_e = I_b (1+h_{fe})$

$$I_b = \frac{V_i}{Z_b} \rightarrow \textcircled{1}$$

$$I_b = \frac{I_e}{1+h_{fe}} \rightarrow \textcircled{2}$$

Compare Equation (1) + (2)

$$\frac{V_i}{Z_b} = \frac{I_e}{1+h_{fe}}$$


$$I_e = \frac{V_i (1+h_{fe})}{Z_b}$$

$$I_e = \frac{V_i (1+h_{fe})}{h_{ie} + (1+h_{fe}) R_E}$$

$$I_e = \frac{V_i (1+h_{fe})}{\left(\frac{h_{ie}}{1+h_{fe}} + R_E\right) (1+h_{fe})}$$

$$I_e = \frac{V_i}{\frac{h_{ie}}{1+h_{fe}} + R_E}$$

$$V_i = I_e \left(\frac{h_{ie}}{1+h_{fe}} + R_E \right)$$



Set $V_i = 0$, $I_i = 0$, ... we get

$$Z_o = \frac{h_{ie}}{1+h_{fe}} \parallel R_E \quad \text{if } 1+h_{fe} = h_{fe}$$

$$\boxed{Z_o = \frac{h_{ie}}{h_{fe}} \parallel R_E}$$


Apply voltage divider rule to

the end

$$V_o = \frac{V_i R_E}{R_E + \frac{h_{ie}}{1+h_{fe}}}$$

$$A_v = \frac{V_o}{V_i} = \frac{R_E}{R_E + h_{ie}/(1+h_{fe})}$$

Hybrid π model: Hybrid π model is more accurate model for high frequency effects used for full frequency analysis



Giaccollet or hybrid π model high frequency transistor
Small signal ac equivalent circuit.

$$g_m V_{\pi} = g_m (I_b' r_{\pi}) = g_m I_b' \beta r_e$$

$$= \frac{1}{\sigma_e} I_b' \beta \sigma_e$$

$$g_m V_{\pi} = \underline{\underline{\beta I_b'}}$$

All the capacitors that appears in the above figure are stray parasitic capacitors between the various junction of the device.
At high frequency all capacitive effects will come into play, at low frequency all capacitance acts as open circuit.

C_{π} represents the diffusion capacitance of forward bias of Base-emitter junction
 C_{μ} transition capacitance due to reverse bias of collector and Base junction.

The resistance r_b includes the base contact, base bulk and base spreading resistance level. first is due to actual connection to the base. second includes the resistance from the external terminal to active region of the transistor. last includes the actual resistance within the active base region.

$$r_{\pi} = \beta r_e$$

r_{μ} is very large resistance and provides a feedback path from output to i/p

Circuits in the equivalent model - r_o represents the output resistance across the load.

For low to midfrequency analysis the effect of the stray capacitive effects can be ignored due to very high reactance levels associated with each.

r_b is very small can be replaced by short-circuit r_u is large it can be ignored for many applications.

Typical data sheet values for hybrid π model is

$$\beta\pi = \beta r_e$$

$$g_m = \frac{1}{r_e}$$

$$r_o = \frac{1}{h_{oe}}$$

$$h_{re} = \frac{r_{\pi}}{r_{\pi} + r_u} \approx \frac{r_{\pi}}{r_u}$$

CB hybrid parameters in terms of CE hybrid parameters

$$h_{ib} = \frac{h_{ie}}{1 + h_{fe}}$$

$$h_{rb} = \frac{h_{ie} h_{oe}}{1 + h_{fe}} - h_{re}$$

$$h_{fb} = \frac{-h_{fe}}{1 + h_{fe}}$$

$$h_{ob} = \frac{h_{oe}}{1 + h_{fe}}$$

CC hybrid parameters in terms of CE hybrid parameters

$$h_{ic} = h_{ie}$$

$$h_{rc} = 1 - h_{re}$$

$$h_{fc} = -(1 + h_{fe})$$

$$h_{oc} = h_{oe}$$

Assignment questions

24. ① Explain and obtain the π -model for CB and CE configurations
25. ② Derive an expression for voltage gain, i/p impedance and output impedance of an CE fixed bias using hybrid and π -model
26. ③ Derive an expression for voltage gain, i/p impedance and output impedance of an emitter follower amplifier using π -model and hybrid parameters.
27. ④ With necessary equivalent circuit diagram obtain the DC bias voltage and current for a Push-pull connection.
28. ⑤ Explain how h-parameters can be obtained from the short circuit characteristics of the transistor. C Explain hybrid equivalent model
29. ⑥ ~~Find~~ using complete hybrid equivalent model for Transport-system / transistor derive expressions for A_V , A_V , β^0 , β^0 , β^0 .
30. ⑦ Derive expressions for β^0 , β^0 , A_V , A_V for a Voltage divider bias circuit of BJT using hybrid model of BJT.
31. ⑧ Explain h-parameters and how derive h-parameters model for a CE BJT.
32. ⑨ A Voltage source of negligible internal resistance is connected to the transistor h-parameters amplifier. The load resistance is 2500Ω . The transistor h-parameters are $h_{ie} = 1000 \Omega$, $h_{re} = 1$, $h_{fe} = 50$, $h_{oe} = 35 \mu A/V$ determine A_V , A_V , β^0 , β^0 .
33. ⑩ For an emitter follower circuit determine r_{e1} , r_{e2} , A_V with $V_{CC} = 30V$, $R_B = 470K \Omega$, $R_E = 0.56K \Omega$, $C_E = 100 \mu F$, $\beta = 120$, $r_o = 40K \Omega$, $C_C = 10 \mu F$.

Logarithms: To define the relationship between the variables of a logarithmic function
Consider the following mathematical equations.

$$a = b^x \quad x = \log_b a$$

The variables a , b and x are the same in each equation. If a is determined by taking the base b to the x power the same x will result if the log of a taken to the base b .

For example consider if $b = 10$ & $x = 2$

$$a = b^x = 10^2 = 100$$

$$x = \log_b a = \log_{10} 100 = 2.$$

For the electrical/electronics industry and in fact for the vast majority of scientific research the base in the logarithmic equation is chosen as either 10 or the $e = 2.718$

Logarithms taken to the base 10 are referred to as common logarithms where as logarithms taken to the base e are referred to as natural logarithms.

Common logarithm $x = \log_{10} a$

Natural logarithm $y = \log_e a$

The two are related by the equation $\log_e a = 2.3 \log_{10} a$.

Some properties of common logarithms to any base.

$$\log_{10} 1 = 0$$

$$\log_{10} \frac{a}{b} = \log_{10} a - \log_{10} b$$

$$\log_{10} \frac{1}{b} = -\log_{10} b$$

$$\log_{10} ab = \log_{10} a + \log_{10} b.$$

Decibels: The term decibel has its origin in the fact that power and audio levels are related on a logarithmic basis.

For the standardization the bel (B) is defined by the following equation relating the two power levels P_1 and P_2 .

$$G = \log_{10} \frac{P_2}{P_1} \text{ bel.}$$

The bel was too large unit of measurement for practical purpose so the decibel (dB) is defined such that 10 decibels = 1 bel.


$$G_{dB} = 10 \log_{10} \frac{P_2}{P_1} \text{ dB.}$$

The terminal rating of electronic communication equipment is commonly in decibels. The decibel rating is a measure of the difference in magnitude b/w two power levels for the specified level ~~the power level~~ terminal (output) power (P_2) there must be reference power level (P_1).

The reference level is generally accepted to be 1mW, 6mW standard of earlier is applied. The resistance associated with 1mW power level is 600- Ω chosen because it is the characteristic impedance of audio transmission lines.

$$G_{dBm} = 10 \log_{10} \frac{P_2}{1\text{mW} | 600\Omega} \text{ dBm}$$

There exists a second equation for decibels that is applied frequently. It can be described by the following figure.



for V_1 equal to some value V_1 $P_1 = V_1^2/R_i$
 where R_i is the input resistance of the system

If V_1 is increased or decreased to some level.

$$V_2 \text{ then } P_2 = V_2^2/R_i$$

$$G_{dB} = 10 \log_{10} \frac{P_2}{P_1}$$

(P)

$$= 10 \log_{10} \frac{V_2^2 / R_i}{V_1^2 / R_i}$$

$$G_{dB} = 10 \log_{10} \left(\frac{V_2}{V_1} \right)^2 \text{ dB}$$

$$G_{dB} = 20 \log_{10} \frac{V_2}{V_1} \text{ dB}$$

For example the magnitude of the overall voltage gain of a cascaded system is given by

$$|A_{VT}| = |A_{V1}| |A_{V2}| |A_{V3}| \dots |A_{Vn}|$$

Applying the proper logarithmic relationship results in

$$G_V = 20 \log_{10} |A_{VT}| = 20 \log_{10} |A_{V1}| + 20 \log_{10} |A_{V2}| + \dots + 20 \log_{10} |A_{Vn}| \text{ dB}$$

$$G_{dB_T} = G_{dB_1} + G_{dB_2} + G_{dB_3} + \dots + G_{dB_n} \text{ dB}$$

Prblm: The i/p power to a device is 10,000 W at a voltage of 1000 V. The output power is 500 W and output impedance is 20 Ω

① find power gain in decibels

② find the voltage gain in decibels

$$G_{dB} = 10 \log_{10} \frac{P_0}{P_i} = 10 \log_{10} \frac{500 \text{ W}}{10 \text{ kW}} = 10 \log_{10} \frac{1}{20} = -10 \log_{10} 20$$

$$= -10 (1.301) = -13.01 \text{ dB}$$

$$G_{V} = 20 \log_{10} \frac{V_0}{V_i} = 20 \log_{10} \frac{\sqrt{PR}}{1000} = 20 \log_{10} \frac{\sqrt{500 \text{ W} \times 20 \Omega}}{1000 \text{ V}}$$

$$= 20 \log_{10} \frac{100}{1000} = 20 \log_{10} \frac{1}{10} = -20 \log_{10} 10 = \underline{\underline{-20 \text{ dB}}}$$

Frequency response of Amplifier

Frequency response is the plot of Magnitude of Voltage gain as a function of frequency
 In transistor amplifiers the low frequency response is analysed by coupling capacitors and bypass capacitors. The high frequency response is analysed by transistor parasitic capacitances & stray wiring capacitance

General frequency consideration


- At low frequency → Coupling capacitors & bypass capacitors effect the signal
- At high frequency → Stray wiring capacitance and parasitic capacitance effect the signal

Frequency response of RC Coupled Amplifier

The frequency response of an amplifier is the plot of the magnitude of voltage gain as a function of frequency. Figure below shows the frequency response of RC coupled amplifier

X-axis is frequency (which is usually logarithmic scale to facilitate low frequency to high frequency)

Y-axis is magnitude of gain $|A_v|$



Frequency response of RC coupled amplifier.


Frequency response of transformer coupled amplifier.

At low frequencies the gain drops due to small value of X_L . At $f=0$

$$X_L = 2\pi f \cdot L = X_L = 0$$

Therefore low frequency response is due to small value of X_L


At high frequencies gain drops due to stray capacitance b/w turns of primary and secondary windings



Frequency response of transformer coupled amplifier.


Frequency response of direct coupled amplifier

Direct coupled amplifier do not use coupling and bypass capacitors. As a result there is no drop in gain at low frequencies. The frequency response curve is flat upto the upper cut off frequency. Gain drops at high frequencies due to the device internal capacitances and its stray wiring capacitances.




Normalized gain frequency plot

$$\text{Normalized gain} = \frac{A_v}{A_{v \text{ mid}}}$$



In communication applications such as audio and video it is more useful to represent the normalized gain in dB



At midband $\frac{A_v}{A_{v \text{ mid}}} \Rightarrow$ the normalized mid band gain is equal to 1

The normalized gain at cut-off frequencies $\frac{0.707 A_{v \text{ mid}}}{A_{v \text{ mid}}} = 0.707$

Normalized decibel Vtg gain is $\frac{A_v}{A_{v \text{ mid}}} \Big|_{\text{dB}} = 20 \log_{10} \left[\frac{A_v}{A_{v \text{ mid}}} \right]$

Normalized decibel Vtg gain in mid band is

$$20 \log_{10} \left[\frac{0.707 A_{v \text{ mid}}}{A_{v \text{ mid}}} \right] = -3 \text{ dB}$$

Half power frequencies and Bandwidth

The frequencies f_1 and f_2 at which the gain is $0.707 A_{vmid}$ are called cut-off frequencies or corner frequencies or break frequencies f_1 is called the lower cut-off frequency and f_2 the upper cut-off frequency.

The bandwidth of the amplifier is given by.

$$B.W = f_2 - f_1$$

The output voltage in the midband is

$$|V_o| = |A_{vmid}| |V_i|$$

$$|A_{v(mid)}| = \left| \frac{V_o}{V_i} \right|$$

output power in the midband is

$$P_o(mid) = \frac{|V_o|^2}{R}$$

$$P_o(mid) = \frac{|A_{vmid}|^2 |V_i|^2}{R}$$

The output voltage at cut-off frequencies is

$$|V_o| = |0.707 A_{vmid}| |V_i|$$

The output power at cut-off frequencies is


$$P_o(cut-off) = \frac{|0.707 A_{vmid}|^2 |V_i|^2}{R}$$

$$P_o(cut-off) = \frac{0.5 |A_{vmid}|^2 |V_i|^2}{R}$$

$$P_o(cut-off) = 0.5 P_o(mid)$$

The o/p power at cut-off frequencies is half the mid band power output for this reason f_1 and f_2 are also called the half power frequencies.

Mathematical analysis: Consider the ckt as shown below.



By using vtg divider rule

$$V_o = \frac{V_i R}{R - jX_C} \quad A_V = \frac{V_o}{V_i}$$

$$\frac{V_o}{V_i} = \frac{R}{R - jX_C}$$

$$A_V = \frac{R}{R(1 - j\frac{X_C}{R})}$$

$$A_V = \frac{1}{1 - j\frac{X_C}{R}}$$

$$|A_V| = \frac{1}{\sqrt{1 + \left(\frac{X_C}{R}\right)^2}}$$


$$\left. \begin{aligned} \text{At } f=0 \quad X_C &= \frac{1}{2\pi f C} = \frac{1}{2\pi(0)C} \\ |A_V| &= \frac{1}{\sqrt{1+\infty}} = 0 \end{aligned} \right\} \text{At low frequency}$$

$$\left. \begin{aligned} \text{At } f=\infty \quad X_C &= \frac{1}{2\pi f C} = \frac{1}{2\pi(\infty)C} \\ A_V &= \frac{1}{\sqrt{1+0}} = 1 = |A_V(\text{mid})| \end{aligned} \right\} \text{At high frequency}$$


Phase angle plot: A single stage RC coupled amplifier introduces a 180° phase shift b/w i/p & o/p signals in the mid band region.

At low frequencies V_o lags V_i - by an additional angle ϕ_1

At high frequencies V_o leads V_i - by an additional angle ϕ_2



Low frequency analysis: In low frequency analysis the response is like a high pass filter as shown in graph. Therefore it can be modeled as high pass filter



Capacitor C - represents combined effect of coupling and bypass capacitors



Resistor R \rightarrow represents combined effect of resistive elements of the amplifier network

Capacitive reactance

$$X_c = \frac{1}{2\pi fC}$$

At $f=0$, $X_c = \infty \Omega$ at low frequencies capacitor acts as open circuit $\therefore V_o = 0$

At $f=\infty$, $X_c = 0 \Omega$ at high frequencies capacitor acts as short circuit $\therefore V_o = V_{in}$



$$|A_v|_{mid} (dB) = 20 \log 1 = 0dB$$

∴ Midband and high frequency response of coupling & bypass capacitors are same

→ When the capacitive reactance equals to its resistance i.e. $X_C = R$

$$|A_v| = \frac{1}{\sqrt{1 + \left(\frac{X_C}{R}\right)^2}} = \frac{1}{\sqrt{1 + \left(\frac{R}{X_C}\right)^2}} = \frac{1}{\sqrt{2}}$$

$$= \frac{1}{\sqrt{2}} \times 1 = \frac{1}{\sqrt{2}} |A_{v, mid}|$$

Corresponding magnitude in dB

$$|A_v|_{dB} = 20 \log \frac{1}{\sqrt{2}} = -3dB$$

The above condition is satisfied only for cut-off frequency

At cut-off frequency

$$X_C = R$$

$$\frac{1}{2\pi f C} = R$$

$$f = \frac{1}{2\pi RC}$$

$$f_1 = \frac{1}{2\pi RC}$$

where f is lower & upper cut off frequency denoted by f_1

* let us consider $\frac{X_C}{R} = \frac{1}{2\pi f C R} = \frac{1}{2\pi C R} \cdot \frac{1}{f}$

where f is the general frequency

$$\therefore \frac{X_C}{R} = \left[\frac{f_1}{f} \right]$$

$$|A_v| = \frac{1}{\sqrt{1 + \left(\frac{\omega C}{R}\right)^2}}$$

$$= \frac{1}{\sqrt{1 + \left(\frac{f_1}{f}\right)^2}}$$

$$\theta_1 = \tan^{-1} \left[\frac{f_1}{f} \right]$$

θ_1 is positive V_o leads V_i by an angle θ_1 ,


$$A_v = |A_v| \angle \theta_1$$

$$A_v = \frac{1}{\sqrt{1 + \left(\frac{f_1}{f}\right)^2}} \angle \tan^{-1} \frac{f_1}{f}$$

Bode plot of low frequency response

$$|A_v| = \frac{1}{\sqrt{1 + \left(\frac{f_1}{f}\right)^2}}$$

$$\text{Gain in dB} = |A_v|_{\text{dB}} = -20 \log \sqrt{1 + \left(\frac{f_1}{f}\right)^2}$$




low frequency response of HPF circuit

f	f_1/f	$A_v = -20 \log (f_1/f)$
$f_1/10$	10	-20 dB
$f_1/4$	4	-12 dB
$f_1/2$	2	-6 dB
f_1	1	0 dB


A change in frequency by a factor of two is equal to one octave.

A change in frequency by a factor 10 is equal to one decade.




Bode plot for low frequency region


Low frequency response of FET Amplifier



Capacitive element that affect the low frequency of a JFET amplifier



Consider the input network



$$R_i = R_g \parallel R_{in(gate)}$$

$$R_i = R_g$$

$$R_{in(gate)} = \frac{|V_{gs}|}{|I_{gss}|}$$

V_{gs} = Voltage across gate and source
 I_{gss} = Gate reverse current

$$R_g \gg R_{sig}, R_{in} \gg R_{in(gate)}$$

Therefore $R_i = R_g$

$$|V_i| = \frac{|V_s| R_i'}{(R_{sig} + R_i') + X_{C_G}}$$

$$|V_i| = \frac{|V_s| (R_i' / (R_{sig} + R_i'))}{1 + \left(\frac{X_{C_G}}{R_{sig} + R_i'} \right)}$$

for $f=0$, $X_{C_G} = \infty$ and for $f=\infty$, $X_{C_G} = 0$

$$|V_i| = |V_s| \left(\frac{R_i'}{R_{sig} + R_i'} \right)$$

$$|V_i|_{mid} = |V_s| \left(\frac{R_i'}{R_{sig} + R_i'} \right)$$

Consider $\frac{X_{C_G}}{R_{sig} + R_i'} = 1$



$$X_{C_G} = R_{sig} + R_i'$$

$$\frac{1}{2\pi f C_G} = R_{sig} + R_i'$$

$$f = \frac{1}{2\pi (R_{sig} + R_i') C_G}$$

$$\therefore f_{LC} = \frac{1}{2\pi (R_{sig} + R_i') C_G}$$

Similarly consider the output circuit




$$R_o = r_d \parallel R_D$$

$$V_o = \frac{V_D (R_L / (R_o + R_L))}{1 + \frac{X_{C_G}}{R_o + R_L}}$$

$$f_{LC} = \frac{1}{2\pi (R_L + R_D) C_C}$$

$$R_D = r_d \parallel R_D$$

Consider the ckt as shown below



$$f_{LCS} = \frac{1}{2\pi R_{eq} C_S}$$

$$R_{eq} = \frac{R_S}{1 + R_S (1 + g_m r_d) / (r_d + R_D \parallel R_L)}$$

if $r_d = \infty \Omega$

$$R_{eq} = R_S \parallel \frac{1}{g_m}$$

Plm: Determine the lower cutoff frequency of an FET amplifier with the following parameters $C_G = 0.01 \mu F$, $C_C = 0.5 \mu F$, $C_S = 2 \mu F$, $R_{sig} = 10 k\Omega$, $R_G = 1 M\Omega$, $R_D = 4.7 k\Omega$, $R_S = 1 k\Omega$, $R_L = 2.2 k\Omega$, $I_{DSS} = 8 mA$, $V_p = -4V$, $r_d = \infty \Omega$, $V_{DD} = 20V$

List of DC conditions for FET Amplifier.

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p} \right)^2$$

$$V_{GS} = -I_D R_S$$

$$V_{GS} = -2V \text{ and } I_D = 2mA$$

$$g_{m0} = \frac{2 I_{DSS}}{|V_p|} = \frac{2 \times 8 \text{ mA}}{4 \text{ V}} = 4 \text{ ms}$$

$$g_m = g_{m0} \left(1 - \frac{V_{GS}}{V_p} \right)$$

$$g_m = 4 \text{ ms} \left(1 - \frac{-2 \text{ V}}{\frac{7 \text{ V}}{2}} \right)$$

$$g_m = 4 \text{ ms} \left(1 - \frac{1}{2} \right) = 2 \text{ ms}$$

$$\boxed{g_m = 2 \text{ ms}}$$

$$f_{L_C} = \frac{1}{2\pi (R_{sig} + R_G) C_G} = \frac{1}{2\pi (1 \text{ M}\Omega + 10 \text{ k}\Omega) 0.01 \mu\text{F}} = 15.8 \text{ Hz}$$

$$f_{L_C} = \frac{1}{2\pi (R_o + R_L) C_C} = \frac{1}{2\pi (4.7 \text{ k}\Omega + 2.2 \text{ k}\Omega) 0.5 \mu\text{F}} = 46.13 \text{ Hz}$$

$$R_o = r_d \parallel R_D = R_D$$

$$R_{eq} = R_S \parallel \frac{1}{g_m} = 1 \text{ k}\Omega \parallel \frac{1}{2 \text{ ms}} = 333.33 \Omega$$

$$f_{L_S} = \frac{1}{2\pi R_{eq} C_S} = \frac{1}{2\pi \times 333.33 \Omega \times 2 \mu\text{F}}$$

$$\boxed{f_{L_S} = 238.73 \text{ Hz}}$$

Midband gain of the system determined by


$$A_{v(\text{mid})} = \frac{V_o}{V_i} = -g_m (R_D \parallel R_L)$$

$$= -2 \text{ ms} (4.7 \text{ k}\Omega \parallel 2.2 \text{ k}\Omega)$$


$$\boxed{A_{v(\text{mid})} = -3}$$

Miller Effect Capacitance

Figure shows the inverting amplifier with capacitance C_f b/w input & output nodes.



Gain (A_v) is negative for inverting amplifier since V_o and V_i are 180° out of phase using miller theorem we can find the loading effect of C_f on the input and output circuits.



$$R_i = \frac{V_i}{I_i} \Rightarrow I_i = \frac{V_i}{R_i}$$

$$Z_i = \frac{V_i}{I_i'} \Rightarrow I_i' = \frac{V_i}{Z_i}$$

Applying KCC at node A.

$$I_i' = I_i + I_2$$

$$\frac{V_i}{Z_i} = \frac{V_i}{R_i} + \frac{V_i - V_o}{X_{Cf}}$$

$$A_v = \frac{V_o}{V_i}$$

$$V_o = A_v V_i$$

$$\frac{V_i}{Z_i} = \frac{V_i}{R_i} + \frac{V_i - A_v V_i}{X_{Cf}}$$

$$\frac{V_i}{Z_i} = \frac{V_i}{R_i} + \frac{V_i (1 - A_v)}{X_{Cf}}$$

$$\frac{1}{Z_i} = \frac{1}{R_i} + \frac{(1 - A_v)}{C_f}$$

$$\frac{1}{Z_i} = \frac{1}{R_i} + \frac{1 - A_v}{X_{cf}}$$

$$\text{Let } X_{CM_i} = \frac{X_{cf}}{1 - A_v} \rightarrow \textcircled{1}$$

$$\frac{1}{Z_i} = \frac{1}{R_i} + \frac{1}{\frac{X_{cf}}{1 - A_v}}$$

$$X_{cf} = \frac{1}{2\pi f C_f}$$

$$\frac{1}{Z_i} = \frac{1}{R_i} + \frac{1}{X_{CM_i}}$$

$$X_{CM_i} = \frac{1}{2\pi f C_{M_i}} \rightarrow \textcircled{2}$$

C_{M_i} - Input miller capacitance


$$X_{CM_i} = \frac{X_{cf}}{1 - A_v}$$

$$X_{CM_i} = \frac{1}{2\pi f (1 - A_v) C_f} \rightarrow \textcircled{3}$$

equating eq (2) & (3) we get

$$C_{M_i} = (1 - A_v) C_f$$

To find miller output capacitance



Applying KCL at node B.

$$I_0 = I_1 + I_2$$

$$\frac{V_0}{Z_0} = \frac{V_0}{R_0} + \frac{V_0 - V_i}{X_{Cf}}$$

$$\frac{V_0}{Z_0} = \frac{V_0}{R_0} + \frac{1 - V_i/V_0}{X_{Cf}}$$

$$\frac{1}{Z_0} = \frac{1}{R_0} + \frac{1 - 1/A_v}{X_{Cf}}$$

$$\frac{1}{Z_0} = \frac{1}{R_0} + \frac{1}{X_{Cf}/(1 - 1/A_v)}$$

$$\frac{1}{Z_0} = \frac{1}{R_0} + \frac{1}{X_{CMO}}$$

$$X_{CMO} = \frac{1}{2\pi f C_{MO}} = \frac{1}{2\pi f C_f (1 - 1/A_v)}$$

$$C_{MO} = C_f (1 - 1/A_v)$$

$$A_v = \frac{V_0}{V_i} \quad 1/A_v = \frac{V_i}{V_0}$$

$$\text{Let } X_{CMO} = \frac{X_{Cf}}{1 - 1/A_v}$$

$$X_{Cf} = \frac{1}{2\pi f C_f}$$

V_E

which is called as miller's o/p capacitance

Conclusion: A capacitance b/w i/p & o/p nodes of an inverting amplifier can be replaced by


C_{Mi} = Miller input capacitance $(1 - A_v) C_f$ b/w i/p & ground

C_{Mo} = Miller output capacitance $C_f (1 - 1/A_v)$ b/w o/p & ground.


If Amplifier is non-inverting replace sign by positive.

High frequency response - BJT Amplifier

At the high frequency end there are two factors that define the -3dB cutoff point the network capacitance (parasitic and wiring) and frequency dependence of $h_{fe}(\beta)$.




Capacitive elements that affect the high frequency response of a JFET amplifier -




High frequency ac equivalent circuit

Consider the input circuit



Consider the output circuit



$$R_{tho} = R_D || R_L || r_d$$

From the input circuit we have

$$V_i = \frac{V_{thi} \times X_{ci}}{R_{thi} + X_{ci}}$$

$$V_i = \frac{V_{thi} \times g_i}{\left(\frac{R_{thi}}{X_{ci}} + 1\right) \times c_i}$$

$$|V_p| = \frac{|V_{thi}|}{\sqrt{1 + \left(\frac{R_{thi}}{X_{ci}}\right)^2}} \rightarrow \textcircled{1}$$

$f = \infty, X_{ci} = 0$ and $f = 0, X_{ci} = \infty$ on substituting this condition


Eq ① becomes $|V_{thi}| = |V_s|$ i.e. $|V_{thi}|_{mid} = |V_s|$

Consider $\frac{R_{thi}}{X_{ci}} = 1$

$$X_{ci} = R_{thi}$$

$$f_{Hi} = \frac{1}{2\pi R_{thi} C_i}$$

$$C_p = C_{wi} + C_{gs} + C_{Mp}$$



$$C_{Mi} = (1 - A_v) C_p$$

$$C_{Mi} = (1 - A_v) C_{gd}$$

$$A_v = -g_m (R_D || R_L)$$

$$g_m = g_{mo} \left(1 - \frac{V_{gs}}{V_p}\right)$$

$$g_{mo} = \frac{2 I_{DSS}}{|V_p|}$$

$$V_{gs} = -2V$$

From the output ckt

$$V_o = \frac{V_{tho} \times C_o}{R_{tho} + X_{Co}}$$

$$V_o = \frac{V_{tho} \times c_o}{\left(\frac{R_{tho}}{X_{Co}} + 1\right) \times c_o}$$

$$|V_o| = \frac{|V_{tho}|}{\sqrt{\left(\frac{R_{tho}}{X_o}\right)^2 + 1}} \rightarrow \textcircled{2}$$

$f = \infty, X_{ci} = 0$ & $f = 0, X_{ci} = \infty$ on substituting in eq ②

we get $|V_o| = |V_{tho}|$ i.e. $|V_o|_{mid} = |V_{tho}|$

Consider $\frac{R_{tho}}{X_{Co}} = 1$


$$f_{Ho} = \frac{1}{2\pi R_{tho} C_o}$$

$$C_o = C_{wo} + C_{ds} + C_{Mo}$$

$$C_{Mo} = (1 - 1/A_v) C_{gd}$$

Multistage frequency effects

Assuming identical n -stages of amplifiers connected in cascaded as shown in fig
Let the mid band gain of each of the stages be $A_{v(\text{mid})}$



Cascaded connection of n number of RC-coupled amplifiers.

For the low frequency the overall voltage gain is given by

$$A_{v(\text{low})\text{overall}} = A_{v_1(\text{low})} \times A_{v_2(\text{low})} \dots A_{v_n(\text{low})}$$

Since all the stages are identical.

$$A_{v_1(\text{low})} = A_{v_2(\text{low})} = A_{v_3(\text{low})} = A_{v_n(\text{low})}$$

$$A_{v(\text{low})\text{overall}} = [A_{v_1(\text{low})}]^n$$

The low frequency gain $A_{v(\text{low})}$ for one stage is given

$$|A_{v(\text{low})}| = \frac{|A_{v(\text{mid})}|}{\sqrt{1 + (f/f_1)^2}}$$

$$\left| \frac{A_{v(\text{low})}}{A_{v(\text{mid})}} \right| = \frac{1}{\sqrt{1 + (f/f_1)^2}}$$

For n -stage in cascade connection we have

$$\left| \frac{A_{v(\text{low})}}{A_{v(\text{mid})}} \right|^n = \left[\frac{1}{\sqrt{1 + (f/f_1)^2}} \right]^n \rightarrow \textcircled{1}$$

$$\left\{ \frac{|A_v(\text{low})|}{|A_v(\text{mid})|} \right\}_{f=f_L(n)}^n = \frac{1}{\sqrt{2}}$$

Eq ① becomes.

$$\frac{1}{\sqrt{2}} = \left[\frac{1}{1 + (f_1/f_{L(n)})^2} \right]^n$$

$$\sqrt{2} = \left[\sqrt{1 + (f_1/f_{L(n)})^2} \right]^n$$

Squaring on both the sides

$$2 = \left[1 + (f_1/f_{L(n)})^2 \right]^n$$

taking n^{th} root on both sides

$$2^{1/n} = \left[1 + (f_1/f_{L(n)})^2 \right]^{n/n}$$

$$2^{1/n} = 1 + \left(\frac{f_1}{f_{L(n)}} \right)^2$$

$$2^{1/n} - 1 = \left(\frac{f_1}{f_{L(n)}} \right)^2$$

$$\frac{f_1}{f_{L(n)}} = \sqrt{2^{1/n} - 1}$$

$$\boxed{f_{L(n)} = \frac{f_1}{\sqrt{2^{1/n} - 1}}}$$

$f_{L(n)} \rightarrow$ lower 3dB frequency of identical cascaded stages.

$f_1 =$ lower 3dB frequency of single stage

$n =$ no of stages.

overall high frequency cut-off frequency of multistage amplifier

$$\left\{ \frac{|A_v(\text{high})|}{|A_v(\text{mid})|} \right\}^n = \left[\frac{1}{\sqrt{1 + (f/f_2)^2}} \right]^n \rightarrow \textcircled{1}$$

Let $f_H(n)$ be the upper frequency of the amplifier having n -stage. then at this frequency $f_H(n)$ we have.

$$\left\{ \frac{|A_v(\text{high})|}{|A_v(\text{mid})|} \right\}^n = \frac{1}{\sqrt{2}} \quad \text{equation } \textcircled{1} \text{ becomes.}$$

$$\frac{1}{\sqrt{2}} = \left\{ \frac{1}{\sqrt{1 + \left(\frac{f_H(n)}{f_2}\right)^2}} \right\}^n$$

$$\sqrt{2} = \left\{ \sqrt{1 + \left(\frac{f_H(n)}{f_2}\right)^2} \right\}^n$$

Squaring & taking n th root

$$2^{1/n} = \left\{ 1 + \left(\frac{f_H(n)}{f_2}\right)^2 \right\}^{1/n}$$

$$\left(\frac{f_H(n)}{f_2}\right)^2 = 2^{1/n} - 1$$

$$\frac{f_H(n)}{f_2} = \sqrt{2^{1/n} - 1}$$

$$\boxed{f_{Hn} = f_2 \sqrt{2^{1/n} - 1}}$$

The AC analysis of an FET configuration requires that a small signal ac model for the FET to be developed.

An ac voltage applied to the input gate to source terminal will control the level of current from drain to source

Gate to source voltage controls the drain to source current of an FET


The dc V_{GS} controls the level of dc drain current through a relationship known as Shockley's equation

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p} \right)^2$$

The change in gate to source voltage can be determined using the transconductance factor g_m in the following manner

$$\Delta I_D = g_m \Delta V_{GS}$$

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}}$$



Definition of g_m using transfer characteristics

$$g_m = m = \frac{\Delta y}{\Delta x} = \frac{\Delta I_D}{\Delta V_{GS}}$$

Mathematical definition of g_m

$$g_m = \frac{dI_D}{dV_{GS}} = \frac{d}{dV_{GS}} \left[I_{DSS} \left(1 - \frac{V_{GS}}{V_p} \right)^2 \right]$$

$$g_m = I_{DSS} \frac{d}{dV_{GS}} \left(1 - \frac{V_{GS}}{V_p} \right)^2$$

$$= 2 I_{DSS} \left[1 - \frac{V_{GS}}{V_p} \right] \frac{d}{dV_{GS}} \left(1 - \frac{V_{GS}}{V_p} \right)$$

$$g_m = 2 I_{DSS} \left(1 - \frac{V_{GS}}{V_p} \right) \left(\frac{d}{dV_{GS}} (1) - \frac{1}{V_p} \frac{dV_{GS}}{dV_{GS}} \right)$$

$$g_m = 2 I_{DSS} \left[1 - \frac{V_{GS}}{V_p} \right] \left[0 - \frac{1}{V_p} \right]$$

$$g_m = \frac{2 I_{DSS}}{|V_p|} \left[1 - \frac{V_{GS}}{V_p} \right]$$

If $V_{GS} = 0V$

$$\therefore g_{m0} = \frac{2 I_{DSS}}{|V_p|}$$

$$\therefore g_m = g_{m0} \left(1 - \frac{V_{GS}}{V_p} \right)$$

FET i/p impedance : Input impedance of all the FET's is sufficiently large to assume that the i/p terminals approximate an open circuit in equation form.


$$Z_i = \infty \Omega$$

It is typically practical value of $10^9 \Omega = \underline{1000 M\Omega}$

FET o/p impedance : Output impedance of FET's are $Z_o = r_d = \underline{1/y_{os}}$

$y_{os} = 4S$ (units) is parameter component of an admittance equivalent circuit

$$r_d = \frac{\Delta V_{DS}}{\Delta I_D} \Big|_{V_{GS} = \text{Constant}}$$




FET AC Equivalent Circuit (Small Signal Model of FET)

(2)

A model for the FET transistor in the AC domain can be constructed. The control of I_{dD} by V_{gs} is included as a current source $V_{gs}g_m$ connected from drain to source.

The current source has its arrow pointing from drain to source to establish a 180° phase shift b/w output and input voltages as will occur in actual operation.




The i/p impedance is represented by the open-circuit at the i/p terminals and the output impedance by resistor r_d from drain to source. Source is common to both input and output circuits whereas gate and drain terminals are only in touch through the controlled current source $g_m V_{gs}$ and r_d is ignored. The equivalent circuit is simply a current source whose magnitude is controlled by the signal V_{gs} and parameter g_m . (Clearly voltage controlled device).

Configurations

- JFET fixed bias configuration
- JFET self bias configuration
- JFET voltage divider bias configuration
- JFET source follower (common drain) configuration
- JFET common gate configuration.


JFET Fixed bias Configuration



The fixed bias configuration on the coupling capacitors C_1 , C_2 which isolate the dc biasing arrangement from applied signal and load. They act as short circuit equivalents for the AC analysis.

Assume $V_{GG} = 0V$, $V_{DD} = 0V$.

AC equivalent circuit




$$Z_i^o = R_G$$

Z_o , $V_i^o = 0V$, $V_{GS} = 0V$, $g_m V_{GS} = 0mA$

The output impedance

$$Z_o = R_D || r_{ds}$$

If the resistance r_{ds} is sufficiently large compared to R_D the approximation



$$r_d \parallel R_D \approx R_D$$

$$\boxed{Z_o = R_D} \quad r_d \gg 10R_D$$

$$A_V = \frac{V_o}{V_i}$$

$$V_o = -I_o R_L$$

$$V_o = -g_m V_{gs} (r_d \parallel R_D)$$

$$V_{gs} = V_i$$

$$V_o = -g_m V_i (r_d \parallel R_D)$$

$$\frac{V_o}{V_i} = -g_m (r_d \parallel R_D)$$

$$\boxed{A_V = -g_m (r_d \parallel R_D)}$$



$$r_d \gg 10R_D$$

$$\boxed{A_V = -g_m R_D}$$

Problem: For fixed bias configuration had an operating point defined by

$$V_{gs(Q)} = -2V \text{ \& } I_{DQ} = 5.625mA \text{ with } I_{DSS} = 10mA, V_p = -8V, Y_{os} = 4\mu S$$

Determine g_m, r_d, Z_i, Z_o, A_V , determine A_V by ignoring r_d .



$$V_{GS} = -V_{DS} = \underline{\underline{-2V}}$$

$$I_{DQ} = I_{DSS} \left(1 - \frac{V_{GS}}{V_p} \right)^2$$

$$= 10 \text{ mA} \left(1 - \frac{-2V}{+8V} \right)^2$$

$$= 10 \text{ mA} (1 - 0.25)^2 = 10 \text{ mA} \times (0.75)^2 = \underline{\underline{5.625 \text{ mA}}}$$

$$g_m = g_{m0} \left(1 - \frac{V_{GS}}{V_p} \right)$$

$$= 2.5 \text{ mS} \left(1 - \frac{-2V}{+8V} \right)$$

$$g_m = \underline{\underline{1.88 \text{ mS}}}$$

$$g_{m0} = \frac{2I_{DSS}}{|V_p|} = \frac{2 \times 10 \text{ mA}}{8 \text{ V}} = \underline{\underline{2.5 \text{ mS}}}$$

$$r_d = 1/Y_{os} = 1/40 \mu\text{S} = \underline{\underline{25 \text{ k}\Omega}}$$

$$Z_p = R_G = 1 \text{ M}\Omega$$

$$Z_o = r_d \parallel R_D = 2 \text{ k}\Omega \parallel 25 \text{ k}\Omega = \underline{\underline{1.85 \text{ k}\Omega}}$$

$$A_v = -g_m (R_D \parallel r_d)$$

$$A_v = -1.88 \text{ mS} (2 \text{ k}\Omega \parallel 25 \text{ k}\Omega)$$

$$A_v = \underline{\underline{-3.48}}$$

without r_d


$$A_v = -g_m R_D$$

$$A_v = (-1.88 \text{ mS}) (2 \text{ k}\Omega)$$


$$A_v = \underline{\underline{-3.76}}$$

Self Bias Configuration (Bypassed R_S) (Neglecting R_S) (4)

Fixed bias requires 2 dc sources i.e disadvantage therefore self bias is configured requires only one dc supply.



AC equivalent ckt : Neglect all the dc sources & C_1, C_2, C_S are short-circuited. Neglect the effect of R_S .




Input impedance : $Z_i = R_G$

output impedance : $Z_o = R_D || r_d$
 $Z_o = R_D$ $r_d \geq 10R_D$

AV: Gain : $A_V = \frac{V_o}{V_i^o}$
 $V_o = -I_D R_L = -g_m V_{gs} (R_D || r_d)$
 $V_{gs} = V_i^o = -g_m V_i^o (R_D || r_d)$
 $A_V = \frac{V_o}{V_i^o} = g_m (R_D || r_d)$

unbypassed R_S : Consider the Effect of R_S (neglect r_d)



Z_i : Input impedance

$$Z_i = R_G$$

Z_o : output impedance is defined by

$$Z_o = \frac{V_o}{I_o} \Big|_{V_i = 0}$$

$V_i = 0V$ in the CKT results in the gate terminal being at ground potential. The voltage across R_G is then 0V & R_G has been effectively shorted out

Apply KCL across output loop

$$I_o + I_D = g_m V_{GS}$$

$$V_{GS} = -(I_o + I_D) R_S$$

$$I_o + I_D = -g_m (I_o + I_D) R_S$$

$$I_o + I_D = -g_m I_o R_S - g_m I_D R_S$$

$$I_o + g_m I_o R_S = -I_D - g_m I_D R_S$$

$$I_o (1 + g_m R_S) = -I_D (1 + g_m R_S)$$

$$I_o = -I_D$$

The controlled current source

$g_m V_{GS} = 0A$ for the applied conditions

$$V_o = -I_D R_D$$

$$V_o = -(-I_o) R_D$$


$$V_o = -I_o R_D$$

$$\frac{V_o}{I_o} = R_D$$

$$Z_o = R_D$$

$$Z_o = \frac{V_o}{I_o} = R_D \quad r_d = \infty \rightarrow$$

Ay Gain for Self Bias Configuration



KVL across the ckt

$$V_i = V_{gs} - V_{R_S} = 0$$

$$V_{gs} = V_i - V_{R_S}$$

$$V_{gs} = V_i - I_D R_S \rightarrow \textcircled{1}$$

KCL across the op loop

$$I_D = g_m V_{gs} + I'$$

Consider voltage across r_d

$$V_{rd} = V_o - V_{R_S}$$

$$I' = \frac{V_{rd}}{r_d} = \frac{V_o - V_{R_S}}{r_d}$$

$$I_D = g_m V_{gs} + \frac{V_0 - V_{RS}}{r_d}$$

$$I_D = g_m (V_i^o - I_D R_s) + \frac{V_0 - V_{RS}}{r_d}$$

$$I_D = g_m V_i^o - g_m I_D R_s + \frac{(-I_D R_D) - I_D R_s}{r_d}$$

$$I_D + g_m I_D R_s + \frac{I_D R_D + I_D R_s}{r_d} = g_m V_i^o$$

$$I_D \left(1 + g_m R_s + \frac{R_D + R_s}{r_d} \right) = g_m V_i^o$$

output voltage

$$I_D = \frac{g_m V_i^o}{1 + g_m R_s + \frac{R_D + R_s}{r_d}}$$

$$V_0 = -I_D R_D$$

$$V_0 = - \frac{g_m V_i^o R_D}{1 + g_m R_s + \frac{R_D + R_s}{r_d}}$$


$$\frac{V_0}{V_i^o} = \frac{-g_m R_D}{1 + g_m R_s + \frac{R_D + R_s}{r_d}}$$

$$A_v = \frac{-g_m R_D}{1 + g_m R_s + \frac{R_D + R_s}{r_d}}$$

problem on self bias configuration

(6)

For a self bias configuration has an operating point defined by $V_{GS(Q)} = -2.6V$ and $I_{DQ} = 2.6mA$, with $I_{DSS} = 8mA$, $V_p = -6V$, $Y_{os} = 20\mu S$ determine g_m , r_d , Z_i , Z_o with & without r_d , A_v with and without r_d .



$$g_{m0} = \frac{2I_{DSS}}{|V_p|}$$

$$g_{m0} = \frac{2 \times 8mA}{6} = \frac{16mA}{6} = \underline{\underline{2.66mA}}$$

$$g_m = g_{m0} \left(1 - \frac{V_{GS(Q)}}{V_p}\right)$$

$$= 2.66mA \left(1 - \frac{-2.6V}{-6V}\right)$$

$$\boxed{g_m = 1.51mA}$$

$$r_d = \frac{1}{Y_{os}} = \frac{1}{20\mu S} = 50k\Omega$$

$$Z_i = R_G = 1M\Omega$$

$$Z_o = R_D = 3.3k\Omega$$

if $r_d = \infty \rightarrow$

$$Z_o = R_D = 3.3k\Omega$$

with r_d

$$A_v = \frac{-g_m R_D}{1 + g_m R_S + \frac{R_D + R_S}{r_d}} = \frac{-(1.51mA)(3.3k)}{1 + 1.51mA \times 1k + \frac{3.3k + 1k}{50k}}$$

$$A_v = - \frac{4.983}{1 + 1.51 + 0.086} = - \frac{4.983}{2.596}$$

$$\boxed{A_v = -1.92}$$

with out rd


$$A_V = \frac{-g_m R_D}{1 + g_m R_S}$$

$$A_V = \frac{-(1.51 \text{ ms}) (3.3 \text{ k})}{1 + 1.51 \text{ ms} \times 1 \text{ k}\Omega}$$



$$A_V = -1.98$$

JFET Voltage Divider Bias

(7)



For AC equivalent circuit reduce V_{DD} to zero & short circuit the coupling capacitors C_1, C_2 & C_S . As a result R_1 & R_2 will come in parallel b/w gate and source.



AC equivalent circuit using small signal AC model of JFET

$$Z_i = R' = R_1 \parallel R_2$$

$$Z_o \neq v_i = 0, g_m v_{gs} = 0 \text{ mA}$$

$$Z_o = r_d \parallel R_D$$

$$A_v = \frac{v_o}{v_i}$$

$$V_o = -I_o R_L$$


$$V_o = -g_m V_{gs} (r_d \parallel R_D)$$

$$V_o = -g_m V_i (r_d \parallel R_D)$$

$$\frac{V_o}{V_i} = -g_m (r_d \parallel R_D)$$

$$A_v = -g_m (r_d \parallel R_D)$$

with unbypassed R_S :



$$Z_i = R_1 \parallel R_2$$

$$Z_o = \frac{V_o}{I_o}$$

$$Z_o = \frac{\left[1 + g_m R_S + \frac{R_S}{r_d} \right] R_D}{\left[1 + g_m R_S + \frac{R_S}{r_d} + \frac{R_D}{r_d} \right]}$$

Neglecting the effect of r_d


$$Z_o = R_D$$

$$A_v = \frac{V_o}{V_i} = \frac{-g_m R_D}{1 + g_m R_S + \frac{R_D + R_S}{r_d}}$$

Problem

For JFET voltage divider bias calculate Z_i, Z_o, A_v find V_o if $V_i = 25\text{mV (rms)}$

(8)



$$I_{DSS} = 12\text{mA}$$

$$V_p = -3\text{V}$$

$$Y_{os} = 10\ \mu\text{S}$$

$$V_{GSQ} = -1\text{V}$$

$$g_m = g_{m0} \left(1 - \frac{V_{GSQ}}{V_p} \right)$$

$$g_{m0} = \frac{2 I_{DSS}}{|V_p|} = \frac{2 \times 12\text{mA}}{3}$$

$$g_{m0} = 8\text{mS}$$

$$g_m = 8\text{mS} \left(1 - \frac{-1}{-3} \right)$$

$$g_m = 8\text{mS} \left(1 - \frac{1}{3} \right)$$

$$g_m = 5.33\text{mS}$$

$$r_d = 1/Y_{os} = 1/10\ \mu\text{S} = 100\text{K}\ \Omega$$

$$Z_i = R_1 \parallel R_2 = 100\text{m} \parallel 10\text{m}$$

$$Z_i = 9.09\text{M}\ \Omega$$

$$Z_o = r_d \parallel R_D = 100\text{K}\ \Omega \parallel 2\text{K}$$

$$Z_o = 1.96\text{K}\ \Omega$$

$$V_o = A_v V_i$$

$$= (-10.44) \times 25\text{mV}$$

$$V_o = -0.261\text{V (rms)}$$

$$A_v = -g_m (r_d \parallel R_D)$$

$$A_v = 5.33\text{mS} (100\text{K} \parallel 2\text{K})$$

$$A_v = -10.44$$

with r_d

$$Z_p = R_1 || R_2 = 9.09 \text{ k}\Omega$$

$$Z_o = \underline{2 \text{ k}\Omega} = R_D$$

$$A_v = \frac{-g_m R_D}{1 + g_m R_S}$$

$$= - \frac{(5.33 \text{ mS})(2 \text{ k})}{1 + (5.33 \text{ mS})(600 \Omega)}$$

$$\boxed{A_v = -2.53}$$

$$V_o = A_v V_i$$

$$= -(2.53)(25 \text{ mV})$$

$$\boxed{V_o = -63.25 \text{ mV (rms)}}$$



$$Z_o = \left[1 + g_m R_S + \frac{R_S}{r_d} \right] R_D$$

$$\left[1 + g_m R_S + \frac{R_S}{r_d} + \frac{R_D}{r_d} \right]$$

$$Z_o = \left[1 + 5.33 \text{ mS} \times 600 \Omega + \frac{600 \Omega}{100 \text{ k}} \right] 2 \text{ k}$$

$$\left[1 + 5.33 \text{ mS} \times 600 \Omega + \frac{600 \Omega}{100 \text{ k}} + \frac{2 \text{ k}}{100 \text{ k}} \right]$$


$$\boxed{Z_o = 2 \text{ k}\Omega}$$




JFET Source follower (Common drain Configuration)

9


The output is taken off the source terminal & when the dc supply is replaced by its short circuit equivalent the drain is grounded (hence the terminology common drain)



JFET Source follower Configuration




The Controlled Source and the internal output impedance of the JFET are tied to ground at one end and R_S on the other with V_o across R_S . Since $g_m V_{gs}$, r_d and R_S are connected to the same terminal and ground they can be placed in parallel. The current source is in reverse direction but V_{gs} is still defined b/w the gate and source terminals.



$$I_i = R_G$$

I_o , Setting $v_i = 0$ the resultant ckt is shown below.



v_{gs} & v_o are across the same parallel n/w results in

$$v_o = -v_{gs}$$

Apply KCL across node S

$$I_o + g_m v_{gs} = I_{r_d} + I_{R_S}$$

$$I_o + g_m v_{gs} = \frac{v_o}{r_d} + \frac{v_o}{R_S}$$

$$I_o = v_o \left[\frac{1}{r_d} + \frac{1}{R_S} \right] - g_m v_{gs}$$

$$I_o = v_o \left[\frac{1}{r_d} + \frac{1}{R_S} \right] - g_m (-v_o)$$

$$I_o = v_o \left[\frac{1}{r_d} + \frac{1}{R_S} + g_m \right]$$

$$Z_0 = \frac{V_0}{I_0} = \frac{V_0}{V_0 \left(\frac{1}{r_d} + \frac{1}{R_S} + g_m \right)}$$

$$= \frac{1}{\frac{1}{r_d} + \frac{1}{R_S} + \frac{1}{g_m}}$$

$$\boxed{Z_0 = r_d + R_S + \frac{1}{g_m}} // \dots$$

A_V : The output voltage V_0 is determined by

$$V_0 = I_0 R_L$$

$$\boxed{V_0 = g_m V_{gs} (r_d \parallel R_S)} \rightarrow \textcircled{1}$$

Apply Kirchhoff's Voltage law around the perimeter of the n/p

$$V_i^o = V_{gs} + V_0$$

$$\boxed{V_{gs} = V_i^o - V_0} \rightarrow \textcircled{2}$$

Substitute $\textcircled{2}$ in $\textcircled{1}$

$$V_0 = g_m (V_i^o - V_0) (r_d \parallel R_S)$$

$$V_0 = (g_m V_i^o - g_m V_0) (r_d \parallel R_S)$$

$$V_0 = g_m V_i^o (r_d \parallel R_S) - g_m V_0 (r_d \parallel R_S)$$

$$V_0 + g_m V_0 (r_d \parallel R_S) = g_m V_i^o (r_d \parallel R_S)$$

$$V_0 (1 + g_m (r_d \parallel R_S)) = g_m V_i^o (r_d \parallel R_S)$$



$$\boxed{A_V = \frac{V_0}{V_i^o} = \frac{g_m (r_d \parallel R_S)}{1 + g_m (r_d \parallel R_S)}}$$

Positive sign for A_V reveals that V_0 & V_i^o are in phase.

JFET Common gate Configuration (10 Marks)

AA
*

Consider the circuit as shown below.



fig(a) AC equivalent circuit using JFET Small signal Model.


Controlled current source $g_m v_{gs}$ be connected from drain to source with r_d in parallel. The isolation b/w i/p and o/p circuit has been lost since the gate terminal is common ground of the networks.

Input impedance: $Z_i = R_s \parallel Z_i'$

where Z_i' is the impedance looking into source and gate terminals excluding R_s .

To find Z_i' the n/w is redrawn as shown below.

(11)



The voltage $V' = -V_{gs}$ Apply KVL around the perimeter of the n/w results in

$$V' - V_{rd} - V_{RD} = 0$$

$$V_{rd} = V' - V_{RD}$$

$$V_{rd} = V' - I' R_D \rightarrow \textcircled{1}$$

Apply KCL across node a

$$I' + g_m V_{gs} = I_{rd}$$

$$I_{rd} = \frac{(V' - I' R_D)}{r_d}$$

$$I' = I_{rd} - g_m V_{gs}$$

Substituting I_{rd} in the above equation we get .

$$I' = \frac{(V' - I' R_D)}{r_d} - g_m V_{gs}$$

$$I' = \frac{V'}{r_d} - \frac{I' R_D}{r_d} - g_m (-V')$$

$$I' + \frac{I' R_D}{r_d} = \frac{V'}{r_d} + g_m V'$$

$$I' \left[1 + \frac{R_D}{r_d} \right] = V' \left[\frac{1}{r_d} + g_m \right]$$

$$Z_i' = \frac{V'}{I'} = \frac{\frac{r_d + R_D}{r_d}}{\frac{g_m r_d + 1}{r_d}} = \frac{r_d + R_D}{1 + g_m r_d}$$

$$Z_i = R_s \parallel \frac{r_d + R_D}{1 + g_m r_d}$$

If $r_d \gg 10R_D$ permits the following approximation since $\frac{R_D}{r_d} \ll 1$

$$\therefore \frac{1}{r_d} \ll g_m$$

$$Z_i^o = \frac{\left[1 + \frac{R_D}{r_d}\right]}{\left[g_m + \frac{1}{r_d}\right]}$$

$$Z_i^o = \frac{1}{g_m}$$

$$\therefore Z_i^o = R_S \parallel \frac{1}{g_m}$$

Output Impedance: Substituting $V_i^o = 0V$ in the figure (1) the effects of R_S is shorted out and set $V_{gs} = 0V \therefore g_m V_{gs} = 0$ r_d will be in parallel with R_D .

$$\therefore Z_o = r_d \parallel R_D \quad r_d \gg 10R_D$$

$$Z_o = R_D$$

Gain: $A_V = \frac{V_o}{V_i^o}$

$$V_i^o = -V_{gs} \quad \text{from figure (a) } \& \quad V_o = I_D R_D$$

voltage across r_d is $V_{rd} = V_o - V_i^o$

$$I_{rd} = \frac{V_o - V_i^o}{r_d}$$

Apply KCL across node (b) in the fig (a) we get

$$I_{rd} + I_D + g_m V_{gs} = 0$$

$$I_D = -I_{rd} - g_m V_{gs}$$

$$= -\left[\frac{V_o - V_i^o}{r_d}\right] - g_m (-V_i^o)$$

(2)

$$I_D = \frac{V_{i^0} - V_o}{r_d} + g_m V_{i^0}$$

$$V_o = I_D R_D = \left[\frac{V_{i^0} - V_o}{r_d} + g_m V_{i^0} \right] R_D$$

$$= \frac{V_{i^0} R_D}{r_d} - \frac{V_o R_D}{r_d} + g_m V_{i^0} R_D$$

$$V_o = \frac{V_{i^0} R_D}{r_d} - \frac{V_o R_D}{r_d} + g_m V_{i^0} R_D$$

$$V_o + \frac{V_o R_D}{r_d} = \frac{V_{i^0} R_D}{r_d} + g_m V_{i^0} R_D$$

$$V_o \left[1 + \frac{R_D}{r_d} \right] = V_{i^0} \left[\frac{R_D}{r_d} + g_m R_D \right]$$

$$A_V = \frac{V_o}{V_{i^0}} = \frac{g_m R_D + \frac{R_D}{r_d}}{\left[1 + \frac{R_D}{r_d} \right]}$$

For $r_d \geq 10R_D$, the factor R_D/r_d can be neglected as a good approximation &


$$A_V = g_m R_D \quad \underline{\underline{r_d > 10R_D}}$$

phase relationship: A_V is +ve will result in an inphase relationship b/w V_o & V_{i^0} for common gate configuration.

Problem on Common Source Amplifier

For a source follower network results in $V_{gs} = -2.86V$ & $I_{DQ} = 4.56mA$

Determine g_m , r_d , Z_i & also calculate Z_o with & without r_d , A_v with and without r_d .



$$I_{DSS} = 16mA$$

$$V_p = -4V$$

$$Y_{os} = 25\mu S$$

$$g_{m0} = \frac{2 I_{DSS}}{|V_p|} = \frac{2 \times 16mA}{4V} = 8mS$$

$$g_m = g_{m0} \left(1 - \frac{V_{gs}}{V_p}\right)$$

$$= 8m \left(1 - \frac{-2.86}{-4}\right)$$

$$g_m = 2.28mS$$

$$r_d = \frac{1}{Y_{os}} = \frac{1}{25\mu S} = 40k\Omega$$

$$Z_i = R_g = 1M\Omega$$

with r_d

$$Z_o = r_d \parallel R_s \parallel 1/g_m$$

$$Z_o = 40k \parallel 2.2k \parallel 1/2.28mS$$

$$Z_o = 362.52\Omega$$

without rd

$$Z_o = R_s \parallel 1/g_m$$

$$Z_o = 2.2k \parallel 1/2.28ms$$

$$Z_o = 365.69\Omega$$

gain A_v

with rd

$$A_v = \frac{g_m (rd \parallel R_s)}{1 + g_m (rd \parallel R_s)}$$

$$A_v = \frac{2.28m(40k \parallel 2.2k)}{1 + 2.28m(40k \parallel 2.2k)}$$

$$A_v = \frac{2.28m(2.09k)}{1 + 2.28m(2.09k)}$$

$$A_v = \frac{4.77}{1 + 4.77} = 0.83$$

without rd :

$$A_v = \frac{g_m R_s}{1 + g_m R_s}$$

$$A_v = \frac{2.28ms \times 2.2k\Omega}{1 + (2.28ms)(2.2k)}$$

$$A_v = \frac{5.02}{1 + 5.02}$$


$$A_v = 0.83$$

Problem on Common gate Configuration

(14)

For the figure shown below as a common gate configuration with $V_{GS} = -2.2V$

and $I_{DQ} = 2.03mA$, determine g_m , r_d . Calculate Z_i^o with & without r_d & Z_o determine V_o with & without r_d .



$$g_{m0} = \frac{2I_{DSS}}{|V_p|}$$

$$g_{m0} = \frac{2 \times 10mA}{4V} = 5mS$$

$$g_{m0} = 5mS$$

$$g_m = g_{m0} \left(1 - \frac{V_{GS}}{V_p}\right)$$

$$= 5mS \left(1 - \frac{-2.2V}{-4}\right)$$

$$= 5mS \left(1 - \frac{2.2}{4}\right)$$

$$g_m = 2.25mS$$

$$r_d = \frac{1}{Y_{OS}} = \frac{1}{50\mu S} = 20K\Omega$$

① with r_d

$$Z_i^o = R_s \parallel \left[\frac{r_d + R_D}{1 + g_m r_d} \right]$$

$$= 1.1K \parallel \left[\frac{20K + 3.6K\Omega}{1 + 2.25m(20K)} \right]$$

$$= 1.1K \parallel 0.51K$$

$$Z_i^o = 0.35K\Omega$$

with out r_d :

$$Z_i^o = R_s \parallel \frac{1}{g_m} = 1.1K \parallel \frac{1}{2.25mS} = 1.1K\Omega \parallel 0.44K\Omega$$

$$Z_i^o = 0.31K\Omega$$

with rd $Z_0 = R_D || r_d$

$$Z_0 = 3.6K || 20K \Omega$$

$$Z_0 = 3.05K \Omega$$

without rd

$$Z_0 = R_D = 3.6K \Omega$$

Av: Gain : with rd

$$A_v = \frac{g_m R_D + \frac{R_D}{r_d}}{1 + \frac{R_D}{r_d}}$$

$$A_v = \frac{(2.25m)(3.6K) + (3.6K/20K)}{1 + \left(\frac{3.6K}{20K}\right)}$$

$$A_v = \frac{8.1 + 0.18}{1 + 0.18} = \underline{\underline{7.02}}$$

$$A_v = \frac{V_o}{V_i}$$

$$V_o = A_v V_i = 7.02 \times 40mV = \underline{\underline{280.8mV}}$$

without rd :

$$A_v = g_m R_D = 2.25m \times 3.6K = 8.1$$

$$V_o = A_v V_i = (8.1) \times 40mV$$

$$V_o = \underline{\underline{324mV}}$$

Module 4: Feedback and oscillator circuits.

Lennyak
Assistant professor
BGSIT, Dept of ECE

Feedback: feedback is a process of supplying a part of the output back to the input. In transistor amplifier a fraction of the output voltage may feedback to the input terminals.

Two types of feedback:

- ① Positive feedback:
- ② Negative feedback.

Positive feedback: Both input and output are in same phase.

Negative feedback: Both input and output are in out phase.

Positive feedback increases the gain of an amplifier but it increases distortion and gain instability.


Negative feedback decreases the gain but it reduces distortion and noise level.

The negative feedback have following advantages

- ① Higher input Impedance
- ② Better stabilized voltage gain
- ③ Improved frequency response.
- ④ Lower output Impedance
- ⑤ Reduced noise and More linear operation.

The feedback connection is as shown below the input signal V_i is applied to a Mixer network where it is combined with a feedback signal V_f . The difference of these signals V_i is the input voltage to the amplifier.

A portion of the amplifier output V_o is connected to the feedback network (β) which provides a reduced portion of the output as feedback signal to the input mixer network.



Block diagram of feedback amplifier.


Feedback connection types: There are four basic ways of connecting the feedback signal. Both voltage and current can be feedback to the input either in series or parallel.

- ① Voltage series feedback
- ② Voltage shunt feedback
- ③ Current series feedback
- ④ Current shunt feedback.

Voltage refers to connecting the output voltage as input to the feedback network. Current refers to tapping off some output current through the feedback network. Series refers to connecting the feedback signal in series with the input signal voltage. Shunt refers to connecting the feedback signal in shunt (parallel) with an input current source.

Series feedback connections are used to increase the input resistance and shunt feedback connections are used to decrease the input resistance.

Voltage feedback decreases the output impedance whereas current increases the output impedance.



Voltage Series feedback gain with feedback: Figure above shows the Voltage Series feedback connection with a part of the output voltage fed back in series with the input signal resulting in an overall gain reduction. If there is no feedback ($V_f = 0$) the voltage gain of the amplifier stage is

$$A = \frac{V_o}{V_s} = \frac{V_o}{V_i} \rightarrow \textcircled{1}$$

If a feedback signal V_f is connected in series with input then

$$V_i = V_s - V_f$$

From equation $\textcircled{1}$

$$V_o = A V_i$$

$$= A(V_s - V_f)$$

$$V_f = \beta V_o \text{ from feedback network}$$

$$V_o = A V_s - A V_f$$

$$V_o = A V_s - A \beta V_o$$


$$V_o + A \beta V_o = A V_s$$

$$V_o(1 + A \beta) = A V_s$$

$$A_f = \frac{V_o}{V_s} = \frac{A}{1 + A\beta}$$

The above equation shows that the gain with feedback is the amplifier gain reduced by the factor of $(1 + \beta A)$.

Voltage Shunt feedback:



The gain of the feedback for the network is

$$A_f = \frac{V_o}{I_s}$$


$$A_f = \frac{A I_i}{I_i + I_f}$$

$$A_f = \frac{A I_i}{I_i + \beta V_o}$$

$$A_f = \frac{A I_i}{I_i + \beta A I_i} = \frac{A I_i}{I_i (1 + \beta A)}$$

$$A_f = \frac{A}{1 + \beta A} //$$

Current Series feedback :




$$A_f = \frac{I_o}{V_s}$$

$$A_f = \frac{I_o}{V_i + V_f}$$

$$A_f = \frac{I_o}{V_i + \beta I_o} = \frac{A V_i}{V_i + \beta A V_i} = \frac{A V_f}{V_i (1 + A \beta)} = \frac{A}{1 + A \beta}$$

$$A_f = \frac{A}{1 + A \beta}$$

Current shunt feedback:



$$A_f = \frac{I_o}{I_s}$$

$$A_f = \frac{I_o}{I_i + I_f}$$

$$A_f = \frac{I_o}{I_i + \beta I_o}$$


$$A_f = \frac{I_o}{I_i + \beta A I_i}$$

$$A_f = \frac{A I_i}{I_i (1 + A\beta)} = \frac{A}{1 + A\beta}$$

$$A_f = \frac{A}{1 + A\beta}$$

Input Impedance and output Impedance with feedback

Voltage Series feedback: Considers voltage-series feedback connection.



The input impedance can be determined as follows.

$$I_i = \frac{V_i}{Z_i} = \frac{V_s - V_f}{Z_i}$$

$$I_i = \frac{V_i}{Z_i}$$

$$V_i = I_i Z_i$$

$$Z_i = \frac{V_s - \beta V_o}{I_i} = \frac{V_s - \beta A V_i}{I_i}$$

$$Z_i I_i = V_s - \beta V_o = V_s - \beta A V_i$$

$$Z_i I_i = V_s - \beta A V_i$$

$$Z_i I_i = V_s - \beta A Z_i I_i$$

$$Z_i I_i (1 + \beta A) = V_s$$

$$Z_{i,f} = \frac{V_s}{I_i} = Z_i (1 + \beta A)$$


$$Z_{i,f} = Z_i (1 + A\beta)$$

- Z_i = Input Impedance without feedback
- $Z_{i,f}$ = i/p Impedance with feedback
- Z_o = output Impedance without feedback
- $Z_{o,f}$ = o/p Impedance with feedback.

The input impedance with series feedback is seen to be the value of the input impedance without feedback multiplied by its factor $(1 + \beta A)$ and applies for both voltage and current series.

Output Impedance with feedback:

For voltage feedback the output impedance is decreased the output impedance is determined by applying a voltage v resulting in a current i with V_s is shorted out.



$$V = IZ_0 + AV_i$$

$$V = IZ_0 + A(-V_f)$$

$$V = IZ_0 - AV_f$$

$$V = IZ_0 - A\beta V$$

$$V + A\beta V = IZ_0$$

$$V(1 + A\beta) = IZ_0$$

$$Z_{of} = \frac{V}{I} = \frac{Z_0}{1 + A\beta}$$

$$Z_{of} = \frac{Z_0}{1 + A\beta}$$

For $V_s = 0$

$$V_i = V_s - V_f$$

$$V_i = 0 - V_f$$


$$V_i = -V_f$$

$$V_f = \beta V_o, \quad V_o = V$$

$$V_f = \beta V$$

Voltage shunt feedback: Input Impedance and output Impedance

The i/p Impedance can be determined to be.



Input Impedance with feedback $Z_{if} = \frac{V_i}{I_s}$

$$I_s = I_i + I_f$$

$$Z_{if} = \frac{V_i}{I_i + I_f} = \frac{V_i}{I_i + \beta V_o}$$

Divide Numerator and denominator by I_i

$$Z_{if} = \frac{V_i / I_i}{I_i / I_i + \beta V_o / I_i}$$

$$Z_i = \frac{V_i}{I_i}$$

$$Z_{if} = \frac{Z_i}{1 + A\beta}$$

The voltage shunt feedback amplifier's input impedance gets reduced by the factor $(1 + A\beta)$.

Output Impedance: The o/p Impedance is determined by applying V resulting in a current I with $V_s = 0$ & $I_s = 0$

$$V = I Z_o + A I_i$$

$$V = I Z_o + A I_i$$

$$V = I Z_o - A I_f$$

$$V = I Z_o - A \beta V$$

$$V + A \beta V = I Z_o$$

$$V(1 + A \beta) = I Z_o$$

$$\frac{V}{I} = \frac{Z_o}{1 + A \beta}$$

$$Z_{of} = \frac{V}{I} = \frac{Z_o}{1 + A \beta}$$

WKT

$$I_s = I_i + I_f$$

$$I_s = 0$$


$$I_i = -I_f$$

$$\beta = \frac{I_f}{V_o}$$

$$I_f = \beta V_o$$

$$I_f = \beta V$$

Input Impedance of Current Series feedback



$$Z_i = \frac{V_i}{I_i}$$

$$Z_i = \frac{V_s - V_f}{I_i}$$

$$V_i = V_s - V_f$$

$$\beta = \frac{V_f}{I_o}$$

$$V_f = \beta I_o$$

$$Z_i = \frac{V_s - V_f}{I_i}$$

$$Z_i I_i = V_s - V_f$$

$$Z_i I_i = V_s - \beta I_o$$

$$Z_i I_i = V_s - \beta A V_i$$

$$Z_i I_i = V_s - \beta A Z_i I_i$$

$$Z_i I_i + \beta A Z_i I_i = V_s$$

$$Z_i I_i (1 + A\beta) = V_s$$

$$Z_{if} = \frac{V_s}{I_i} = Z_i (1 + A\beta)$$

$$\boxed{Z_{if} = Z_i (1 + A\beta)}$$

output Impedance : $V_s = 0$

$$V_i = V_f$$

Let a voltage V be applied to the output port and I denote the resulting current.

$$I = \frac{V}{Z_o} - A V_i$$

By applying KCL at the o/p loop

$$I = \frac{V}{Z_o} - A V_f$$

$$I = \frac{V}{Z_o} - A\beta I$$

$$I + A\beta I = \frac{V}{Z_o}$$

$$I (1 + A\beta) = V/Z_o$$


$$V = I Z_o (1 + A\beta)$$

$$\boxed{Z_{of} = \frac{V}{I} = Z_o (1 + A\beta)}$$


Replace in o/p ckt

$$V_o = V$$

$$I_o = I$$



Current Shunt feed back



Input Impedance and output impedance:

$$Z_{if} = \frac{V_i}{I_s} = \frac{V_i}{I_i + I_f} = \frac{V_i / I_i}{I_i / I_i + \beta I_o / I_i}$$

$$Z_{if} = \frac{Z_i}{1 + A\beta}$$

Consider the output circuit of current shunt feedback.

$$I = \frac{V}{Z_o} - A I_i$$

$$= \frac{V}{Z_o} - A I_f$$

$$I = \frac{V}{Z_o} - A\beta I$$

$$I + A\beta I = \frac{V}{Z_o}$$

$$I(1 + A\beta) = \frac{V}{Z_o}$$

$$\frac{V}{I} = Z_o(1 + A\beta)$$

$$Z_{of} = Z_o(1 + A\beta)$$

$$I_s = I_i + I_f$$

Consider the below equation

$$I_o = I_s + I_f$$

$$I_i = I_f$$

$$\beta = \frac{I_f}{I_o}$$

$$I_f = \beta I_o$$

→ Determine the Voltage gain, input and output impedance with feedback for Voltage Series feedback having $A = -100$, $R_i = 10k\Omega$, $R_o = 20k\Omega$ for feedback of $\beta = -0.1$ & $\beta = -0.5$.

$\beta = -0.1$

$$A_f = \frac{A}{1 + A\beta} = \frac{-100}{1 + (-0.1)(-100)} = \frac{-100}{11} = -9.09$$

$$Z_{if} = Z_i(1 + \beta A) = 10k\Omega(11) = 110k\Omega$$

$$Z_{of} = \frac{Z_o}{1 + A\beta} = \frac{20 \times 10^3}{1 + (-100)(-0.1)} = 1.82k\Omega$$

$\beta = -0.5$

$$A_f = \frac{A}{1 + A\beta} = \frac{-100}{1 + (-0.5)(-100)} = \frac{-100}{51} = -1.96$$

$$Z_{if} = Z_i(1 + A\beta) = 10k\Omega(51) = 510k\Omega$$

$$Z_{of} = \frac{Z_o}{1 + A\beta} = \frac{20 \times 10^3}{51} = 392.16\Omega$$

Practical feedback circuits : Voltage Series feedback




Figure below shows an FET amplifier stage with voltage series feedback. A part of the o/p signal V_o is obtained using a feedback network of resistors R_1 and R_2 .

The feedback voltage V_f is connected in series with the source signal V_s , their difference being the input signal V_i .

Without feedback the amplifier gain

$$A = \frac{V_o}{V_i} = -g_m R_L \rightarrow (1)$$

For AC analysis consider $V_{DD} = 0$

R_D is analysed w.r.t to ground.

Consider that has load resistance

$$R_L = R_D \parallel R_O (R_1 + R_2) \rightarrow (2)$$

The feedback network provides a feedback factor of β

$$\beta \Rightarrow V_o = \frac{-V_f R_2}{R_1 + R_2}$$

$$\frac{V_o}{V_f} = \frac{R_2}{R_1 + R_2}$$

$$\beta = \frac{-R_2}{R_1 + R_2}$$

using the values of A & β in $A_f = \frac{A}{1 + A\beta}$

$$A_f = \frac{-g_m R_L}{1 + \left(\frac{-R_2}{R_1 + R_2} \right) (-g_m R_L)}$$

$$A_f = \frac{-g_m R_L}{1 + \frac{g_m R_2 R_L}{R_1 + R_2}} = \frac{-g_m R_L}{R_1 + R_2 + \frac{g_m R_2 R_L}{R_1 + R_2}} = \frac{-g_m R_L (R_1 + R_2)}{R_1 + R_2 + g_m R_2 R_L}$$

$$A_f = \frac{-g_m R_L (R_1 + R_2)}{\left(\frac{R_1 + R_2}{g_m R_L} + R_2\right) g_m R_L}$$

$$A_f = -\frac{(R_1 + R_2)}{R_2}$$


$$\frac{(R_1 + R_2)}{g_m R_L} + R_2$$

$$R_2 \gg \frac{R_1 + R_2}{g_m R_L}$$


$$A_f = -\frac{(R_1 + R_2)}{R_2}$$

Below figure shows the voltage series feedback connection using op-amp. The gain of the op-amp A without feedback is reduced by the feedback factor

$$\beta = \frac{R_2}{R_1 + R_2}$$



Consider the emitter follower as shown below provides voltage gain of unity as



The signal voltage V_s is the input voltage V_i . The off voltage V_{be} is also the feedback voltage in series with the input voltage. The amplifier shown here provides its operation with feedback. The operation of the circuit without feedback provides $V_f = 0$.

$$A = \frac{V_o}{V_i} = \frac{h_{fe} I_b R_E}{V_i}$$

$$= \frac{h_{fe} I_b R_E}{V_i}$$

$$= \frac{h_{fe} \cdot I_b / h_{ie} R_E}{V_i}$$

$$A = \frac{h_{fe} R_E}{h_{ie}}$$

$$\beta = \frac{V_f}{V_o} = 1$$

$$\text{WKT } A_f = \frac{A}{1 + A\beta} = \frac{h_{fe} R_E / h_{ie}}{1 + h_{fe} R_E / h_{ie}}$$

$$= \frac{h_{fe} R_E / h_{ie}}{h_{ie} + h_{fe} R_E}$$

$$A_f = \frac{h_{fe} R_E}{h_{ie} + h_{fe} R_E}$$

$$\approx \frac{h_{fe} R_E}{h_{fe} R_E} \approx 1$$

WKT

$$I_c \approx I_E$$

$$I_c = \beta I_b = h_{fe} I_b$$

$$\text{From } V_o = I_E R_E$$

$$V_o = h_{fe} I_b R_E$$

$$I_b = \frac{V_i}{h_{ie}}$$




If

$$R_E \gg h_{ie}$$

Current Series feedback: In this feedback technique the sample output current I_o and return a proportional voltage in series with the input. The current series feedback connection increases input resistance.

Consider the figure as shown below single stage transistor amplifier. Since the emitter of this stage has an unbypassed emitter it effectively has current series feedback.

The current through resistor R_E results in a feedback voltage that opposes the source signal applied so that I_o or V_o is reduced.



$$I_o = I_c = \beta \cdot I_b = h_{fe} I_b$$

Neglecting the value of I_b

without feedback: $NRT \quad A = \frac{I_o}{V_i} = \frac{-I_b h_{fe}}{I_b h_{ie} + R_E}$

$$A = \frac{-h_{fe}}{h_{ie} + R_E}$$

$$\beta = \frac{V_f}{I_o} = \frac{-I_o R_E}{I_o} = -R_E$$

The input and output impedances are respectively

$$Z_i = R_B \parallel (h_{ie} + R_E) \approx h_{ie} + R_E$$

$$\underline{Z_o = R_c}$$

with feedback : $A_f = \frac{I_o}{V_s} = \frac{A}{1 + A\beta}$

$$A_f = \frac{-h_{fe}/h_{ie} + R_E}{1 + (-R_E) \left(\frac{-h_{fe}}{h_{ie} + R_E} \right)}$$

$$= \frac{-h_{fe}/h_{ie} + R_E}{1 + h_{fe} R_E / h_{ie} + R_E}$$

$$= \frac{-h_{fe}/h_{ie} + R_E}{(h_{ie} + R_E) + h_{fe} R_E}$$

$$= \frac{-h_{fe}}{(h_{ie} + R_E) + h_{fe} R_E}$$

$$A = \frac{-h_{fe}}{(h_{ie} + R_E) + h_{fe} R_E}$$

If $\underline{h_{ie} + R_E \approx h_{ie}}$

$$A = \frac{-h_{fe}}{h_{ie} + h_{fe} R_E}$$

The input and output Impedance are calculated as specified below

$$Z_{if} = Z_i (1 + \beta A) = h_{ie} \left(1 + \frac{h_{fe} R_E}{h_{ie}} \right) = h_{ie} + h_{fe} R_E$$


$$Z_{of} = Z_o (1 + \beta A) = R_c \left(1 + \frac{h_{fe} R_E}{h_{ie}} \right)$$

The voltage gain A_f with feedback


$$A_{vf} = \frac{V_o}{V_s} = \frac{I_o R_c}{V_s} = \frac{I_o}{V_s} R_c = A_f R_c = \frac{-h_{fe} R_c}{h_{ie} + h_{fe} R_E}$$

Voltage Shunt feedback: The constant gain op-amp circuit provides a voltage shunt feedback for an op-amp ideal characteristics $I_i = 0$, $V_i = 0$ and voltage gain of infinity

$$A = \frac{V_o}{I_i} = \infty, \beta = \frac{I_f}{V_o} = \frac{-1}{R_o}$$



Constant gain circuit



Equivalent circuit



The gain with feedback is then

$$A_f = \frac{V_o}{I_s} = \frac{V_o}{I_i} = \frac{A}{1 + A\beta} = \frac{1}{\beta} = -\underline{\underline{R_o}}$$

$$A_{vf} = \frac{V_o}{V_s} \times \frac{I_s}{V_1} = -R_o \left(\frac{1}{R_1} \right) = -\underline{\underline{R_o/R_1}}$$

using the FET amplifier in vty shunt feedback with no feedback $V_f = 0$

$$A = \frac{V_o}{I_i} = -g_m R_D R_S$$



vty shunt feedback Amplifier and Equivalent Circuit

The feedback is $\beta = \frac{I_f}{V_o} = -\frac{1}{R_f}$

with feedback the gain of the circuit is

$$A_f = \frac{V_o}{I_s} = \frac{A}{1+A\beta} = \frac{-g_m R_D R_S}{1 + (-1/R_f)(-g_m R_D R_S)}$$

$$= \frac{-g_m R_D R_S}{R_f + g_m R_D R_S}$$

$$A_f = \frac{-g_m R_D R_S R_f}{R_f + g_m R_D R_S}$$

The voltage gain of the circuit with feedback is then

$$A_{vf} = \frac{V_o}{I_s} \times \frac{I_s}{V_s} = \frac{-g_m R_D R_S R_f}{R_f + g_m R_D R_S} \left(\frac{1}{R_s} \right)$$

$$A_{vf} = \frac{-g_m R_D R_f}{R_f + g_m R_D R_S}$$

Oscillators and its operation

Ramya K 11
Assistant professor
BGSIT

Oscillators are employed to produce sinusoidal signals that are used as carrier of radio and television broadcasts. Oscillators are also used to produce the square wave used as clocks in computer and other synchronous systems.

Oscillator is a device which generates the sinusoidal oscillations without any external input. To generate the oscillations it requires an amplifier and a feedback network & the feedback is of positive feedback.

Feedback: The process of injecting a fraction of output back to the input is known as feedback.

Positive feedback: When the feedback signal is in phase with the input signal it is called as positive feedback & amplifier is called feedback amplifier.


Negative feedback: When the feedback signal is out of phase with the input signal it is called negative feedback.

Concept of positive feedback Consider the non-inverting amplifier with the voltage gain A . Since the amplifier is non-inverting the output voltage V_o is in phase with the i/p V_i (0° phase shift). The part of the output is fed back to the input with the help of a feedback network. How much part of the output is to be fed back will be decided by the feedback network gain β .

The amplifier gain A_{V_1} is

$$A_V = \frac{V_o}{V_i}$$

This is called open loop gain of the amplifier.



The Amplifier gain A is given by

$$A = \frac{V_o}{V_i}$$

The gain of the amplifier with feedback is given by

$$A_f = \frac{V_o}{V_s}$$

This is called the closed loop gain of the amplifier.

From the figure WKT the feedback is positive the voltage V_f is added to V_o to generate i/p of amplifier V_i

$$V_i = V_s + V_f$$

The feedback n/w gain is

$$\beta = \frac{V_f}{V_o}$$

$$V_f = \beta V_o$$

Therefore $V_i = V_s + V_f$


$$V_i = V_s + \beta V_o$$

$$\text{WKT } V_o = A V_i$$

$$V_i = V_s + A V_i \beta$$


$$V_s = V_i - A \beta V_i$$

Consider the basic inverting amplifier with an open loop gain A . The feedback network attenuation factor β is less than unity. As basic amplifier is inverting it produces a phase shift of 180° b/w input and output.



Inverting amplifier.

For an oscillator the feedback must be positive i.e. voltage V_f must be in phase with V_i . Thus the feedback network must introduce phase shift of 180° . This ensures the positive feedback.



Basic Block diagram of oscillator circuit.

Let V_i be the input voltage at the amplifier i/p then $V_o = A V_i$ ($\because A = \frac{V_o}{V_i}$) is the output voltage of the amplifier.

$V_f = \beta V_o$ ($\because \beta = \frac{V_f}{V_o}$)
the feedback voltage.

WKT $\beta = \frac{V_f}{V_o} \Rightarrow V_f = \beta V_o$
 $\Rightarrow V_f = \beta \times A V_i$
 $A_f = \frac{A}{1 - A\beta}$

$A\beta$ is referred to as the loop gain.

For an oscillator the feedback network drives the amplifier i.e. V_f acts as V_i

$\therefore V_f = V_i$

$$V_o = V_i (1 - A\beta)$$

$$A_f = \frac{V_o}{V_s} = \frac{V_o}{V_i (1 - A\beta)}$$

$$A_f = \frac{A}{1 - A\beta}$$

WKT

$$\frac{V_o}{V_i} = A$$

Now consider the various values of β and the corresponding values of A_f for constant amplifier gain of A of 20 $A=20$

A	β	A_f
20	0.005	22.22
20	0.004	100
20	0.0045	200
20	0.05	∞

Conclusion: From the table it is shown that the gain with feedback increases as the amount of positive feedback increases & gain becomes infinite. This indicates that circuit can produce output without external i/p $V_s=0$ i.e. $A_f = \frac{V_o}{V_s} = \infty$ means $V_o=0$ just by feeding the

part of the output back to the input of the amplifier circuit. In this condition the circuit stops amplifying and starts oscillating.

Barkhausen Criterion


Barkhausen criterion states that

- The total phase shift around a loop as the signal proceeds from i/p through amplifier, the feedback network back to i/p again completing a loop is 0° or 360° (for inverting amplifier total phase shift around a loop is 360° & for non-inverting amplifier total phase around a loop is 0°)
- The magnitude of the product of the open loop gain of the amplifier (A) & the magnitude of the feedback factor β is unity i.e. loop gain $|A\beta| = 1$

3


From the oscillator circuit it is observed that the amplifier CKT introduces 180° phase shift and feedback network introduces 180° phase shift so that total phase shift around a loop is 360° . This ensures positive feedback. The two conditions are referred as Barkhausen criteria for oscillator.

$|A\beta| > 1$ & the total phase shift around a loop is 0° or 360° then the output oscillates but the oscillations are of growing type




Growing type of oscillations.

$|A\beta| < 1$ & when the total phase shift around a loop is 0° or 360° then the oscillations are decaying type i.e. amplitude decreases exponentially & the oscillations are finally cease



Exponentially decaying oscillations

$|A\beta| = 1$ when the total phase around a loop is 0° or 360° then the circuit produces oscillations with constant frequency and amplitude called Sustained oscillations



Sustained oscillations.

Note: For the positive feedback the feedback signal should be in phase with the input signal.

Classification of oscillators

Based on the elements used in feedback network oscillators are classified as follows

- ① RC oscillator
- ② LC oscillator
- ③ Crystal oscillator

* In RC oscillators the feedback network uses RC components to generate oscillation. RC oscillators are used to generate oscillations in the audio frequency range ($20\text{Hz} - 20\text{kHz}$)

* In LC oscillator the feedback network employs the LC components to generate oscillations. LC oscillators are used to generate oscillations in radio frequency range ($100\text{kHz} - 100\text{MHz}$)


* In crystal oscillators the feedback network uses piezo electric crystal to generate oscillation. Crystal oscillators are used to generate oscillations in the frequency range of ($10\text{kHz} - 10\text{MHz}$)

RC phase shift oscillator using FET

- In ^{RC} phase shift oscillator RC network is used in feedback path. In oscillator feedback network must introduce phase shift of 180° to obtain the total phase shift around a loop as 360 or 0°

* RC phase shift oscillator is a low frequency oscillator.


RC feedback network



Feedback network in RC phase shift oscillator.

one RC Network produces phase shift of 60° then to produce phase shift of 180° the networks are connected in series to generate total phase of 180° . The n/w is designed in such a way that all the resistance values and capacitance values are same so that for particular frequency each section of R & C produces a phase shift of 60° .

Consider the single RC network



Single RC Network and phasor diagram.

The resistor voltage and current are in phase & in a capacitor the current leads the voltage by an angle 90° . V_1 & V_2 differ in phase by angle ϕ

$$\tan \phi = \frac{V_c}{V_2} = \frac{IX_c}{IR} = \frac{X_c}{R}$$

$$X_c = \frac{1}{\omega C} = \frac{1}{2\pi f C}$$

$$\tan \phi = \frac{1}{2\pi f RC}$$

The values of R & C are selected so as to give a phase shift of 60° at the desired

frequency of oscillations since all the three RC sections are identical the total phase shift introduced by the feedback network is 180° .

FET phase shift oscillator : Ckt diagram





Figure shows the circuit of FET RC phase shift oscillator. It consists of single stage amplifier and a feedback network comprising of three identical RC sections.

The resistors R_1 and R_2 , R_S provides the necessary bias to the amplifier circuit.

If the output voltage of the feedback network were directly connected to the amplifier input the relatively low input resistance of the amplifier input the relatively low i/p resistance of the amplifier appreciably loads down the feedback network therefore voltage shunt is used.



For the amplifier stage FET is used. It is self biased with a capacitor bypassed source resistance R_S and drain bias resistance R_D .

The parameters of FET are g_m and r_d

$$|A| = g_m R_L$$

$$R_L = R_D \parallel r_d$$

The feedback n/s is again in 3-stage RC n/s having gain

$$\beta = 1/29$$

$$|A| \geq 29$$

The frequency of oscillation is given by


$$f = \frac{1}{2\pi RC\sqrt{6}}$$

Advantages: The circuit is simple to design and can produce the output over the audio frequency range. It is a fixed frequency oscillator.

Drawbacks: By changing the values of R & C , the frequency of the oscillator can be changed. But the value of R & C of all the three sections must be changed. The values of R & C of all the three sections must be changed simultaneously to satisfy the oscillating conditions. But this is practically impossible. Hence RC phase oscillator is considered as a fixed frequency oscillator.

LC oscillators: LC oscillators employ parallel LC circuit to generate sinusoidal oscillations. Parallel LC circuit is also called as tuned circuit or resonant circuit. The frequency of oscillations is determined from the resonant condition of the tuned circuit.

Figure below shows the basic configurations of LC oscillator. Based on the nature of the reactive element X_1, X_2, X_3 two types of LC oscillators can be obtained.




LC oscillators are classified into two types.

- ① Transistor hartley oscillator.
- ② Transistor colpitts oscillator.

Transistor Colpitts Oscillator

Figure shows the transistor Colpitts oscillator. It consists of a BJT amplifier which introduces a phase shift of 180° . Resistor R_1 , R_2 and R_3 are used to introduce the desired operating point.



The feedback network consists of a tapped capacitor network C_1 and C_2 parallel with the inductor L . The voltage across C_2 is fed back to the amplifier input through the coupling capacitor C_3 .

If choke is a large inductor, the function of R_3 choke is

- ① It acts as a short circuit to the power supply V_{CC} i.e. it allows the d.c. current easily to pass through.
- ② It acts as an open circuit for a.c.

RF choke is used to achieve the isolation between ac and dc.

When the supply voltage is provided the oscillatory current is setup in the tank circuit. It produces ac voltages across C_1 and C_2 . Tank circuit provides the 180° phase shift. The total phase shift around the loop is 360° .

The output is coupled to the load through a transformer. Transformer coupling has the following advantages

- ① It provides electrical isolation b/w the oscillator o/p & load
- ② It provides impedance matching b/w the oscillator o/p & the load.

The frequency of oscillations is given by


$$f = \frac{1}{2\pi\sqrt{L C_{eq}}}$$

$$C_{eq} = \frac{C_1 C_2}{C_1 + C_2}$$

The condition for sustained oscillation is

$$h_{fe} \geq C_2/C_1$$

or



Transistor Colpitts oscillator.

Transistor hartley oscillator




Figure shows the transistor hartley oscillator. It consists of a CE amplifier which introduces a phase shift of 180° . Resistors R_1, R_2, R_E used to establish the desired operating point.

The feed network consists of tapped inductive voltage divider L_1 and L_2 in parallel with the capacitor C . The voltage across L_1 is fed back to the amplifier input through the coupling capacitor C_2

R_F choke is a large inductor the function of R_F choke is

- ① It acts as a dc short to the power supply V_{CC} i.e. it allows the dc current easily to pass through.
- ② It acts as an open circuit for ac

The capacitor C_1 creates the ground at the junction of R_1 and R_2 . The phase at the tank circuit is 180° and the total phase around the loop is 360° .

The frequency of oscillations is given by

$$f = \frac{1}{2\pi \sqrt{L_{eq} C}}$$

$L_{eq} = L_1 + L_2$ if M is not given.

$$L_{eq} = L_1 + L_2 + 2M$$


where M is the mutual inductance b/w L_1 and L_2 .

the condition for sustained oscillation is

$$h_{fe} \geq \frac{L_1 + M}{L_2 + M}$$


$h_f \geq L_1/L_2$ by Neglecting the Mutual Inductance this is the condition for sustained oscillations.

Q.



Wien Bridge Oscillator

- Wien bridge oscillator is an AC oscillator and it itself generates sinusoidal oscillations in the audio frequency range.
- Figure below shows the circuit of wien bridge oscillator.
- It must be an op-amp non-inverting amplifier in the forward path and a lead-lag network in the feedback path.
- Wien bridge network is a lead network and parallel RC network is the lag network.
- The feedback network of op-amp amplifier and lead-lag network forms a bridge network it is called as wien bridge oscillator.




Lead-lag network

Wien bridge oscillator using op-amp amplifier.

At the oscillator frequency the lead lag network is designed to introduce zero degree phase shift.

The op-amp non-inverting amplifier introduces zero degree phase shift hence the total phase shift around the loop is zero

The expression for the frequency of oscillation is obtained from the balancing condition of the bridge



Bridge circuit.

The balancing condition is given by

$$\frac{R_3}{R_4} = \frac{R_1}{R_2} + \frac{C_2}{C_1}$$

The frequency of oscillation is given by

$$f = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}}$$

If $R_1 = R_2 = R$ & $C_1 = C_2 = C$ then

$$f = \frac{1}{2\pi R C}$$

For sustained oscillation the gain of the amplifier should be at least equal to 3

$$1 + \frac{R_3}{R_4} \geq 3$$

$$\frac{R_3}{R_4} \geq 2.$$

Crystal oscillator

It is basically a tuned circuit oscillator. Its circuit design is similar to Colpitts oscillator. It uses a piezoelectric crystal instead of an inductor. Crystal oscillators are used in communication transmitters and receivers where high frequency stability is required.

Piezo Electric Effect



Piezo-Electric effect is an electromechanical phenomenon. If the crystal is mechanically vibrated it develops an AC voltage across the ends of the crystal. The Resonant frequency of the crystal is inversely proportional to the thickness of the crystal. The frequency of oscillations increases as the thickness of the crystal decreases.

Characteristics of Quartz Crystals.

The Quartz crystals are the best choice in sinusoidal oscillators due to the following reasons.


- ① They are mechanically strong
- ② They have good piezoelectric sensitivity
- ③ They are less expensive.

Figure shows the piezoelectric crystal mounted between the plates and connected across an AC source of variable frequency. Another figure shows the electrical equivalent circuit of the mechanically vibrating crystal.




- L - Electrical equivalent inductance of crystal mass
- C - Electrical equivalent capacitance of the crystal compliance
- R - Electrical equivalent resistance of the crystal structure's internal friction
- C_M - Capacitance due to mechanical mounting of the crystal.

The frequency response of the crystal is obtained by plotting the current I through the crystal as a function of the frequency of AC source.



Frequency response of piezoelectric crystal



Crystal impedance versus frequency

when the frequency of the ac source is equal to the frequency f_s the current through the crystal becomes maximum (I_{max}). This condition is called the series resonance and f_s is called the series resonant frequency. Series resonance occurs when the reactance of L is equal to the reactance of C in series RLC branch.

$$\omega L = \frac{1}{\omega C}$$

$$\omega^2 = \frac{1}{LC}$$

$$\omega = \frac{1}{\sqrt{LC}}$$

$$f = f_s = \frac{1}{2\pi\sqrt{LC}}$$

Since the current is maximum the impedance of the crystal is minimum.

When the frequency of ac source is equal to the frequency $f_p > f_s$ the current through the crystal becomes minimum (I_{min}). This condition is called parallel resonance and f_p is called the parallel resonant frequency. Parallel resonance occurs when the reactance of L is equal to the sum of the reactances of C_M & C .

$$\omega L = \frac{1}{\omega C_M} + \frac{1}{\omega C}$$

$$\omega^2 = \frac{1}{L} \left[\frac{1}{C_M} + \frac{1}{C} \right]$$

$$\frac{1}{C_p} = \frac{1}{C_M} + \frac{1}{C}$$

$$\frac{1}{C_p} = \frac{C + C_M}{C C_M}$$

$$C_p = \frac{C_M C}{C_M + C}$$

$$\omega^2 = \frac{1}{LC_p} = \frac{1}{L \sqrt{LC_p}}$$

$$f = f_p = \frac{1}{2\pi \sqrt{LC_p}}$$

Since the current is minimum the impedance of the crystal is maximum

To show that $f_s = f_p$

W.K.T $\frac{1}{C_p} = \frac{1}{C} + \frac{1}{C_M}$

$$C_M \gg C$$

$$\frac{1}{C_M} \ll \frac{1}{C}$$

Neglect $\frac{1}{C_M}$

$$\frac{1}{C_p} \approx \frac{1}{C}$$

$$\therefore C_p = C$$


$$f_p = \frac{1}{2\pi \sqrt{LC}}$$

Transistor Crystal oscillator

The crystal can be operated either in the series resonant mode or in the parallel resonant mode

Crystal oscillator in series resonant mode

Figure shows the circuit of crystal oscillator in which crystal is operated in series resonant mode.



Transistor crystal oscillator operating in series resonant mode.

- * The circuit uses a transistor CE stage. R_1 , R_2 & R_E are selected to establish the desired Q-point, C_E bypasses the emitter resistor R_E .
- * The coupling capacitor C_c is selected such that it acts as a short circuit at the oscillator frequency.

- * R_{FC} acts as a short for dc current and open circuit for ac signal.
- * Crystal is used as series element in the feedback path so that it operates in series resonant mode. Crystal has minimum impedance at its series resonant frequency f_s therefore maximum feedback from collector to base occurs at this frequency.
- * Once the oscillations are setup the frequency of oscillations is held stabilized at f_s by the crystal. Changes in supply voltage, transistor device parameters have no effect on the circuit operating frequency.
- * The frequency stability of the circuit is set by the frequency stability of the crystal which is very high.

Crystal oscillator in parallel resonant mode





Figure shows the circuit of crystal oscillator in which the crystal is operated in the parallel resonant mode

- * Crystal is used as shunt element in the tank circuit so that it operates in parallel resonant mode
- * The tank circuit behaves as that of a parallel resonator with inductors replaced by the crystal
- * Maximum voltage is developed across the crystal at its parallel resonant frequency since it has maximum impedance at this frequency. Crystal behaves as inductor at parallel resonant frequency
- * The voltage is maximum at the parallel resonant frequency f_p . Series combination of C_1 and C_2 acts as a voltage divider for the output voltage
- * The output voltage V_o is fed to the emitter of the transistor for feedback voltage is maximum at the parallel resonant frequency of the crystal.
- * It is the output circuit which acts as a shunt circuit at the oscillator frequency feeding it ground at the base.

Applications of crystal oscillators

- (i) To generate the clock signal for computers and other synchronous digital systems
- (ii) To generate carrier frequencies in communication transmitters
- (iii) To generate the local oscillator frequency in communication receivers

Francis BJT crystal oscillator with feedback.



- Colpitts oscillator can be modified by using the crystal to behave as an ~~oscillator~~ inductor.
- The crystal behaves as an inductor for a frequency slightly higher than the series resonance frequency f_s .
- The two capacitors connected in parallel with XTAL.
- R_1, R_2, R_E provides the necessary biasing condition.
- R_{FC} is used for isolation of ac to dc.

→ Frequency of oscillation

$$f = \frac{1}{2\pi \sqrt{LC}}$$

Parallel resonance frequency

$$C_{eq} = \frac{C_1 C_2}{C_1 + C_2}$$


$$f_p = \frac{1}{2\pi \sqrt{L C_{eq}}}$$

amplifier phase shift 180°

feedback w/ phase 180° total

loop phase is 360°

Transistorised Wien Bridge oscillator.



Amplifier stage consists two amplifiers.

Transistorised Wien Bridge oscillator.

- The Wien bridge oscillator consists of two stage common emitter transistors amplifiers
- Each stage contributes 180° phase shift hence the total phase shift due to the amplifier stage becomes 360° or 0° which is necessary as per the oscillator conditions
- The bridge consists of $R_1 + C_1$ in series, $R_2 + C_2$ in parallel, R_3 & R_4
- The feedback is applied from the collector of Q_2 through the coupling capacitor to the bridge circuit.
- The resistance R_4 serves the dual purpose of emitter resistance of the transistor Q_1 and also the element of Wien bridge
- The two stage amplifier provides a gain much more than 3 & it is necessary to reduce it.




Handwritten text, possibly a title or description of the circuit, such as "Circuit diagram of a multi-stage amplifier" or similar. The text is very faint and difficult to read.

Several paragraphs of handwritten text, likely providing a detailed explanation or analysis of the circuit shown in the diagram above. The text is extremely faint and mostly illegible due to the quality of the scan and the handwriting.

Frequency of oscillations for Colpitts oscillator.

23

Consider the tank circuit



Sum of all three reactances should be equal to zero.

$$\frac{1}{jX_{C1}} + \frac{1}{jX_{C2}} + jX_L = 0$$

$$-jX_{C1} - jX_{C2} + jX_L = 0$$

$$jX_L = j(X_{C1} + X_{C2})$$

$$X_L = X_{C1} + X_{C2}$$

$$\omega L = \frac{1}{\omega C_1} + \frac{1}{\omega C_2} \Rightarrow$$


$$\omega^2 = \frac{1}{L} \left[\frac{1}{C_1} + \frac{1}{C_2} \right]$$

$$= \frac{1}{L} \left[\frac{C_1 + C_2}{C_1 C_2} \right]$$

$$\omega^2 = \frac{1}{L C_{eq}}$$

$$\omega = \frac{1}{2\pi \sqrt{L C_{eq}}}$$

Frequency of oscillation for Hartley oscillator.



Sum of all three reactances should be equal to zero.

$$jX_{L1} + jX_{L2} + \frac{1}{jX_C} = 0$$

$$j(X_{L1} + X_{L2}) = jX_C \Rightarrow \omega L_1 + \omega L_2 = \frac{1}{\omega C}$$

$$L_{eq} = L_1 + L_2$$

~~$$\omega L_1 + \omega L_2 = \frac{1}{\omega C}$$~~

$$\omega^2 (L_1 + L_2) = \frac{1}{C} \Rightarrow \omega^2 = \frac{1}{L_{eq} C}$$

$$f = \frac{1}{2\pi \sqrt{L_{eq} C}}$$

Frequency of oscillation for Wein-Bridge oscillator.

To get sustained oscillation Barkhausen criteria should satisfy $A\beta = 1$

Therefore gain A_f of non-inverting Amplifier

$$A_f = 1 + \frac{R_f}{R_{in}}$$

$$A_f = 1 + R_3/R_4$$

$$1 + R_3/R_4 \geq 3$$

$$R_3/R_4 \geq 2$$

$$R_3 = \left[R_1 - \frac{j}{\omega C_1} \right] R_4 \left[\frac{1}{R_2} + j\omega C_2 \right]$$

$$\frac{R_3}{R_4} = \frac{R_1}{R_2} + R_1 j\omega C_2 - \frac{j}{\omega C_1 R_2} - \frac{j^2 \omega^2 C_2}{\omega C_1}$$

$$\frac{R_3}{R_4} = \frac{R_1}{R_2} + R_1 j\omega C_2 - \frac{j}{\omega C_1 R_2} + \frac{C_2}{C_1}$$

Equating Real and Imaginary parts.

$$\frac{R_3}{R_4} = \frac{R_1}{R_2} + \frac{C_2}{C_1}$$

$$R_1 j\omega C_2 = \frac{j}{\omega C_1 R_2}$$



$$\omega^2 = \frac{1}{R_1 R_2 C_1 C_2}$$

$$\omega = \frac{1}{\sqrt{R_1 R_2 C_1 C_2}}$$

$$f = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}}$$

unijunction oscillator

unijunction transistor can be used in a single stage oscillator circuit to provide a pulse signal suitable for digital circuit applications. The unijunction transistor can be used in what is called a relaxation oscillator.



Basic unijunction oscillator circuit

unijunction oscillator waveforms.

R_T and C_T are the timing components that set the circuit oscillating rate. The frequency of oscillation is calculated by


$$f_0 = \frac{1}{R_T C_T \ln \left(\frac{1}{1-\eta} \right)}$$

η -stand off ratio varies from 0.4 to 0.6

$\eta = 0.5$

$$f_0 = \frac{1}{R_T C_T \ln \left(\frac{1}{1-0.5} \right)}$$

$$f_0 = \frac{1.44}{R_T C_T \ln 2} = \frac{1.44}{R_T C_T}$$



$f_0 = \frac{1.5}{R_T C_T}$

Capacitor C_T is charged through resistor R_T towards supply voltage V_{BB} . As long as the capacitor voltage V_C is below a standoff voltage set by the voltage across $B_1 - B_2$ and the transistor stand off ratio η

As long as the capacitor voltage is less than peak voltage V_p the emitter appears as an open circuit.

$$V_p = \eta V_{BB} + V_D$$

$$V_C < V_p$$

η - stand off ratio of VJT V_D = cut-in voltage of diode.

When the capacitor voltage V_C exceeds the voltage V_p the VJT turns on the capacitor starts discharging through $R_1 + R_{B1}$, R_{B1} is assumed as negligible and hence capacitor discharge through R_1

$$V_C(t) = V_V + V_{BB} (1 - e^{-t/R_T C_T})$$

$$V_C(t) = V_p \quad \text{at } t = T$$

$$V_p = V_V + V_{BB} (1 - e^{-T/R_T C_T})$$

$$\eta V_{BB} + V_D = V_V + V_{BB} (1 - e^{-T/R_T C_T})$$

$$\eta = 1 - e^{-T/R_T C_T}$$

$$T = R_T C_T \ln (1/(1-\eta))$$

$$f = \frac{1}{R_T C_T \ln (1/(1-\eta))}$$

Neglecting V_D and V_{BB} to get the approximate relation for T .

Assignment questions.

- ① Explain Barkhausen Criterion for oscillation. Also give the classification of oscillators.
- ② Explain how a feedback circuit can be used as oscillator.
- ③ Explain the different types of feedback ^{connection} types.
- ④ Derive the equation for Z_i , Z_o for
 - ① Voltage Series
 - ② Voltage Shunt
 - ③ Current Series
 - ④ Current Shunt.
- ⑤ with neat circuit diagram explain the working of RC phase oscillator using FET and write the equation for frequency of oscillation.
- ⑥ with neat circuit diagram explain the operation of tuned oscillator.
- ⑦ with neat circuit diagram explain the working of tank circuit for tuned oscillator circuit.
- ⑧ with neat circuit diagram explain the working of crystal oscillator in series and parallel resonant mode and explain the characteristics of Quartz.
- ⑨ Derive the expression for frequency of a Wien bridge oscillator and explain the operation using a neat circuit diagram.
- ⑩ Explain the concept of positive feedback used in oscillators?
- ⑪ Explain the practical feedback circuits?


Power Amplifiers are large signal Amplifiers they increases the power of given input signal. The power amplifiers converts the dc power of the supply voltage to the ac power delivered to the load.

Power Amplifiers are classified based on the location of Q-point and are follows.

- ① class A power amplifiers
- ② class B power amplifiers
- ③ class AB power amplifiers
- ④ class C power amplifiers.


class A power amplifier

class A power amplifiers the Q-point is located in Mid point of Dc load line so that o/p is obtained for full input cycle i-e for all 360° , efficiency is small and distortion is very less.



Class B power amplifiers

In class B amplifiers the Q-point is located at cut-off so that the output signal varies over one half cycle of the input signal.




Input/output waveforms for a class B power amplifier.

Efficiency of class B amplifiers is much higher than class A amplifiers. The harmonic distortion is present due to cut-off region.

Class AB Amplifier: The output waveform is not a exact replica of the input waveform. The output signal is distorted observe that the distortion occurs at every zero crossing of the input signal. Hence the distortion is called cross over distortion.

This can be overcome by locating the operating point slightly above cut-off. Since the Q-point is located slightly above cut-off as in class B amplifier but much below the centre of the load line as in class A amplifier this is referred as class AB power amplifier.




Class c power Amplifiers


In class c amplifier the transistor is biased below cut-off
let the extent of reverse bias be V_{BB} the transistor operates in the active
region and current flows only for $V_i > V_{BB} + V_{\gamma}$.

$V_{\gamma} = 0.7$ Cut in Voltage for silicon of the base-emitter junction.

The Current would then be pulses of short duration.



The output current flows for less than one half cycle of the input signal
the full cycle of the input signal is obtained at the output by the use of a tuned
circuit



Tuned class c power amplifier.


class A power amplifiers

Depending upon how the load is connected at the amplifier output there are two types of class A power amplifiers as given below.

- ① Series-fed class A power amplifier
- ② Transformer coupled class A power amplifier.

Series fed class A power amplifier

A fixed bias series fed class A power amplifier as shown below.



The circuit is called series fed amplifier because the load R_L is connected in series with the collector.

Dc Analysis

Apply KVL to B. Loop.

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} \rightarrow \text{①}$$

series fed class A large signal amplifier

The collector current $I_C = \beta I_B \rightarrow \text{②}$

where β is the dc current gain of the transistor in the CE configuration.

Apply KVL to the collector to emitter circuit.

$$V_{CC} = I_C R_L + V_{CE}$$


$$I_C = \frac{V_{CC} - V_{CE}}{R_L} \rightarrow \text{③}$$

Equation ③ can be represented as

$$I_C = -\frac{1}{R_L} (V_{CE}) + \frac{V_{CC}}{R_L}$$

The slope of the dc load line is $(-1/R_L)$ and the intercept on the current axis

is V_{CC}/R_L .




DC load line of class A series fed power amplifier.

AC analysis

Both the dc current and ac current flows through the same load R_L connected in series with the collector. Hence the ac load line is same as the dc load line.

The figure below shows the amplitude of the input signal increases the amplitude of the output current as well as the output voltage increases to a maximum extent

bounded by $0 \leq V_{CE}/R_L$ for output current
 $0 \leq V_{CE}$ for output voltage



Power Considerations

For the power amplifiers the input power is supplied from the dc source V_{CC}

The dc power i/p is given by

$$P_i(dc) = V_{CC} I_{CQ}$$

Output power (A.C power output)

The ac power delivered to the load can be expressed in the following ways.

- ① using RMS Values
- ② using peak signal values
- ③ using peak-peak signal values
- ④ using maximum and minimum values

using RMS Values

The ac power delivered to the load (R_L) is given by.

$$\begin{aligned} P_o(ac) &= V_{CE(rms)} \cdot I_C(rms) \rightarrow \textcircled{1} \\ &= \frac{V_{CE(rms)} \cdot V_{CE(rms)}}{R_L} \end{aligned}$$

$$P_o(ac) = \frac{V_{CE(rms)}^2}{R_L}$$

or

$$V_{CE(rms)} = I_{CE(rms)} \cdot R_L$$

$$I_{CE(rms)} = \frac{V_{CE(rms)}}{R_L}$$

$$P_o(ac) = I_C(rms) \cdot R_L \cdot I_C(rms)$$

$$P_o(ac) = I_C^2(rms) \cdot R_L$$

using peak signal values

$$P_o(ac) = V_{CE(p)} \cdot I_C(p)$$

$$P_o(ac) = \frac{V_{CE(p)}}{\sqrt{2}} \cdot \frac{I_C(p)}{\sqrt{2}}$$

$$P_o(ac) = \frac{V_{CE(p)} \cdot I_C(p)}{2}$$

$$V_{rms} = \frac{V_m}{\sqrt{2}}$$

$$I_{rms} = \frac{I_m}{\sqrt{2}}$$

using peak signals

$$P_o(ac) = V_{Ic(rms)} I_{Ic(rms)}$$

$$= \frac{V_m}{\sqrt{2}} \cdot \frac{I_m}{\sqrt{2}}$$

$$P_o(ac) = \frac{V_{Ic(rms)} I_{Ic(rms)}}{2}$$

$$P_o(ac) = \frac{V_{Ic(p)} I_{Ic(p)}}{2}$$

$$P_o(ac) = \frac{I_{Ic(p)} \cdot R_L \cdot I_{Ic(p)}}{2}$$

$$P_o(ac) = \frac{I_{Ic(p)}^2 R_L}{2}$$

$$P_o(ac) = \frac{V_{Ic(p)} \cdot V_{Ic(p)}}{2 R_L}$$

$$P_o(ac) = \frac{V_{Ic(p)}^2}{2 R_L}$$


$$V_{rms} = \frac{V_m}{\sqrt{2}} \quad , \quad I_{rms} = \frac{I_m}{\sqrt{2}}$$

W.K.T

$$V_{Ic(p)} = I_{Ic(p)} \cdot R_L$$

$$I_{Ic(p)} = \frac{V_{Ic(p)}}{R_L}$$

using peak-peak signal



$$V_{(p-p)} = V_p + V_p$$

$$V_{(p-p)} = 2V_p$$

$$V_p = \frac{V_{(p-p)}}{2}$$

$$I_{(p-p)} = I_p + I_p$$

$$I_{(p-p)} = 2I_p$$

$$I_p = \frac{I_{(p-p)}}{2}$$

W.K.T

$$V_{CE(p)} = \frac{V_{CE(p-p)}}{2}$$

$$I_C(p) = \frac{I_C(p-p)}{2}$$

$$\begin{aligned} P_{o(ac)} &= V_{CE(rms)} I_C(rms) \\ &= \frac{V_{CE(p)}}{\sqrt{2}} \frac{I_C(p)}{\sqrt{2}} \\ &= \frac{V_{CE(p-p)/2} \cdot I_{C(p-p)/2}}{2} \end{aligned}$$

$$P_{o(ac)} = \frac{V_{CE(p-p)} \cdot I_C(p-p)}{8}$$

substitute the values in the above equation

$$P_{o(ac)} = \frac{V_{CE(p-p)} \cdot V_{CE(p-p)}}{8 R_L}$$

$$P_{o(ac)} = \frac{V_{CE}^2(p-p)}{8 R_L}$$


$$P_{o(ac)} = \frac{I_C(p-p) \cdot R_L \cdot I_C(p-p)}{8}$$

$$P_{o(ac)} = \frac{I_C^2(p-p) \cdot R_L}{8}$$


W.K.T

$$I_C(p-p) = \frac{V_{CE(p-p)}}{R_L}$$

$$V_{CE(p-p)} = I_C(p-p) \cdot R_L$$



Using maximum and minimum values



$$V_{CE(p-p)} = V_{max} - V_{min}$$

$$I_{C(p-p)} = I_{max} - I_{min}$$

$$P_o(ac) = \frac{V_{CE(p-p)} I_{C(p-p)}}{8}$$

$$P_o(ac) = \frac{[V_{max} - V_{min}] [I_{max} - I_{min}]}{8}$$

Efficiency: The Efficiency of an amplifier represents the amount of ac power delivered or transferred to the load from the dc source

$$\therefore \eta = \frac{P_o(ac)}{P_i(dc)} \times 100\%$$

Maximum Efficiency: For maximum swing

$$V_{max} = V_{CC} \text{ \& } V_{min} = 0$$


$$I_{max} = 2I_{CQ} \text{ \& } I_{min} = 0$$

$$\text{maximum } \eta = \frac{\text{maximum } P_o(ac)}{\text{maximum } P_i(dc)} \times 100\%$$

$$= \frac{(V_{max} - V_{min}) (I_{max} - I_{min})}{8 V_{CC} I_{CQ}}$$

$$= \frac{(V_{CC}) (2I_{CQ})}{4 V_{CC} I_{CQ}} \times 100 = \underline{\underline{25\%}}$$

→ Calculate input power, output power and efficiency of amplifiers shown for an input voltage that results in base current of 5mA (rms) . Assume silicon transistor with $\beta = 40$, $V_{BE} = 0.7$



$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$I_B = \frac{18 - 0.7}{1.2\text{k}} = 14.42\text{mA}$$

$$I_C = \beta I_B = 40 \times 14.42\text{mA} = 576.8\text{mA}$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$V_{CE} = 18 - 576.8\text{mA} \times 16\Omega$$

$$V_{CE} = 8.77\text{V}$$

$$P_i(\text{dc}) = V_{CC} I_{CQ}$$

$$= 18 \times 576.8\text{mA}$$

$$P_i(\text{dc}) = 10.4\text{W}$$

$$I_B(\text{rms}) = 5\text{mA}$$

$$I_C(\text{rms}) = \beta \cdot I_B(\text{rms})$$

$$= 40 \times 5\text{mA}$$

$$I_C(\text{rms}) = 200\text{mA}$$

$$I_C(\text{rms}) = \frac{I_C(\text{p})}{\sqrt{2}}$$

$$I_C(\text{p}) = \sqrt{2} \cdot I_C(\text{rms})$$

$$I_C(\text{p}) = \sqrt{2} \times 200\text{mA}$$

$$I_C(\text{p}) = 282.8\text{mA}$$

$$P_o(\text{ac}) = \frac{I_C^2(\text{p}) R_L}{2}$$


$$= \frac{(282.8\text{mA})^2 \times 16}{2}$$

$$\eta = \frac{0.64\text{W}}{10.4\text{W}} = 6.15\%$$

$$P_o(\text{ac}) = 0.64\text{W}$$

Properties of transformer

While analysing the transformer it is assumed that the transformer is ideal & there are no losses in the transformer.



Similarly the winding resistances are assumed to be zero

- N_1 - No of turns on primary
- N_2 = No of turns on secondary
- V_1 - Voltage applied to primary
- V_2 - secondary voltage
- I_1 - primary current
- I_2 - secondary current

Turns ratio: The ratio of no of turns on secondary to the no of turns on primary is called turns ratio of the transformer denoted by n

$$\frac{N_2}{N_1} = n \quad \text{or} \quad \frac{N_1}{N_2} = \frac{1}{n}$$

Voltage transformation: The transformer transforms the voltage applied on one side to other side proportional to the turns ratio the transformer can be step up or step down transformer.

$$\frac{V_2}{V_1} = \frac{N_2}{N_1} = n \Rightarrow \frac{V_1}{V_2} = \frac{N_1}{N_2}$$

Current transformation

$$\frac{I_2}{I_1} = \frac{N_1}{N_2} = \frac{1}{n}$$

Impedance transformation: load on the secondary

$$R_L = \frac{V_2}{I_2} \qquad R_s' = \frac{V_1}{I_1}$$

where R_L' is the load reflected at the primary

$$\frac{V_1 I_2}{V_2 I_1} = \frac{N_1^2}{N_2^2}$$

$$\frac{(V_1/I_1)}{(V_2/I_2)} = \left(\frac{N_1}{N_2}\right)^2$$


$$\frac{R_L'}{R_L} = \left(\frac{N_1}{N_2}\right)^2$$

$$R_L' = R_L \left(\frac{N_1}{N_2}\right)^2$$

$$\boxed{R_L' = \frac{R_L}{n^2}}$$

$R_L' > R_L$ can be achieved by choosing $N_1 > N_2$ i.e. we have to use a step down transformer of appropriate turns ratio.

Transformer coupled class A power Amplifier



DC operations

- It is assumed that the winding resistances are zero
- There is no dc voltage drop across primary of transformer etc slope of the dc load line is reciprocal of the dc resistance in the collector circuit

$$1/R_{(dc)} = 1/0 = \infty$$


Apply KVL to the collector circuit

$$V_{CC} = V_{CE} = 0$$

$$V_{CEQ} = V_{CC}$$

This is the dc bias voltage V_{CEQ} for the transistor.

Hence the dc load line is a vertical straight line passing through a voltage point on the x-axis which is $V_{CEQ} = V_{CC}$




$$\text{slope} = -1/R_{L(dc)}$$

DC input power

The dc i/p power is given as P_i & the dc current drawn is collector bias current I_{CQ}

$$P_i(\text{dc}) = V_{CC} I_{CQ}$$

AC analysis




- The load resistance R_L is connected across the secondary of the transformer
- The reflected load resistance R_L' is calculated using the formula.

$$R_L' = \left(\frac{N_1}{N_2} \right)^2 R_L$$

Expression for AC output power: WKT. $P_o(\text{ac})$ from Series fed class A-P.A i-e

$$P_o(\text{ac}) = \frac{(V_{\text{max}} - V_{\text{min}})(I_{\text{max}} - I_{\text{min}})}{8}$$

From the graph:



$$\begin{aligned} V_{CE(\text{max})} &= 2V_{CC} \\ V_{CE(\text{min})} &= 0 \\ I_{C(\text{max})} &= 2I_{CQ} \\ I_{C(\text{min})} &= 0 \end{aligned}$$

$$P_{ac} = \frac{(2V_{cc} - 0)(2I_{CQ} - 0)}{8}$$

$$= \frac{4V_{cc}I_{CQ}}{8}$$


$$P_{o(ac)} = \frac{V_{cc}I_{CQ}}{2}$$

Efficiency $\eta = \frac{P_{o(ac)}}{P_{i(dc)}} \times 100$

$$= \frac{\frac{V_{cc}I_{CQ}}{2}}{V_{cc}I_{CQ}} \times 100$$

$$\eta = 50\%$$

→ For the transformer coupled class A power amplifier the dc base current is 5mA and ac input signal result in a peak base current swing of 4mA. Assume the silicon transistor with $\beta = 30$ find $P_{i(dc)}$, $P_{o(ac)}$ & η .



$$I_B = 5\text{mA}$$

$$I_{B(p)} = 4\text{mA} \quad \frac{N_1}{N_2} = 3$$

$$\beta = 30$$

$$V_{CC} = 10\text{V}$$

$$V_{CE(Q)} = V_{CC} = 10\text{V}$$

$$I_{CQ} = \beta I_B = 30 \times 5 = 150\text{mA}$$

$$I_{C(p)} = \beta \cdot I_{B(p)} = 30 \times 4\text{mA} = 120\text{mA}$$

$$P_{i(dc)} = V_{CC} I_{CQ} = 10 \times 150\text{mA} = 1.5\text{W}$$

$$P_{o(ac)} = \frac{I_{C(p)}^2}{2} R_L' = \frac{(120)^2}{2} \times 72\Omega = 0.52\text{W}$$


$$R_L' = R_L \left(\frac{N_1}{N_2}\right)^2$$

$$= 8\Omega \times 9$$

$$= 72\Omega$$

$$\eta = \frac{0.52\text{W}}{1.5\text{W}} = 34.7\%$$

Calculate the i/p power and o/p power and η of amplifier circuit as shown below.
 for an input voltage that results in a base current of 10mA peak.



$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{20 - 0.7}{1\text{k}} = 19.3\text{mA}$$

$$I_{CQ} = \beta I_B = 25 \times 19.3\text{mA} = 0.48\text{A}$$

$$V_{CE} = V_{CC} - I_C R_C = 20\text{V} - (0.48 \times 20\text{k}) = 10.4\text{V}$$

$$I_{C(p)} = \beta \cdot I_B(p) = 25 \times 10\text{mA} = 250\text{mA}$$

$$P_i(\text{dc}) = V_{CC} I_{CQ} = 20 \times 0.48 = 9.6\text{W}$$

$$P_o(\text{ac}) = \frac{I_C^2(p) R_L}{2} = \frac{(250\text{mA})^2}{2} \times 20\text{k} = 0.625\text{W}$$

$$\eta = \frac{P_o(\text{ac})}{P_i(\text{dc})} = \frac{0.625}{9.6\text{W}} = 6.5\%$$

Conversion efficiency for class A power Amplifiers

The amplifiers convert the dc power of the supply V_{CC} into ac signal power at the load. The ratio of the ac power delivered to the load to the dc power supplied to the power amplifier is called the Conversion Efficiency

$$\% \eta = \frac{\text{ac or signal power delivered to the load.}}{\text{dc power supplied to the amplifier.}} \times 100\%$$

$$\% \eta = \frac{P_{o(ac)}}{P_{i(dc)}} \times 100\% \rightarrow (1)$$

$$P_{o(ac)} = \frac{V_{CE(p)} I_C(p)}{2} \rightarrow (2)$$

$$P_{i(dc)} = V_{CC} I_{CQ} \rightarrow (3)$$

substituting in equation (1) we get .

$$\% \eta = \frac{V_{CE(p)} I_{C(p)}}{2 \cdot V_{CC} \cdot I_{CQ}}$$

$$\% \eta = 50 \left[\frac{V_{CE(p)} I_{C(p)}}{V_{CC} \cdot I_{CQ}} \right] \rightarrow (4)$$

Conversion efficiency of class A series fed power Amplifier.

$$V_{CE(p)} = \frac{V_{CE(max)} - V_{CE(min)}}{2}$$

substituting this value in the equation (4) we get .

$$\% \eta = \frac{50 \left[V_{CE(\max)} - V_{CE(\min)} \right] I_{C(p)}}{2 V_{CC} I_{CQ}}$$

$$= \frac{25 \left[V_{CE(\max)} - V_{CE(\min)} \right] I_{C(p)}}{V_{CC} \cdot I_{CQ}}$$

$$I_{CQ} = I_{C(p)}$$

$$\% \eta = \frac{25 \left[V_{CE(\max)} - V_{CE(\min)} \right]}{V_{CC}}$$

If $V_{CE(\max)} = V_{CC}$
 $V_{CE(\min)} = 0$
 $\eta = 25\%$

Conversion efficiency for transformer coupled class A power amplifier.

$$V_{CC} = \frac{V_{CE(\max)} + V_{CE(\min)}}{2} \quad V_{CE(p)} = \frac{V_{CE(\max)} - V_{CE(\min)}}{2}$$

$$I_{CQ} = I_{C(p)}$$

$$\% \eta = \frac{50 V_{CE(p)} I_{C(p)}}{V_{CC} \cdot I_{CQ}}$$

$$= 50 \left[\frac{V_{CE(\max)} - V_{CE(\min)}}{2} \right] \left[\frac{V_{CE(\max)} - V_{CE(\min)}}{2} \right] \left[\frac{V_{CE(\max)} + V_{CE(\min)}}{2} \right]$$


$$\eta = 50 \left[\frac{V_{CE(\max)} - V_{CE(\min)}}{V_{CE(\max)} + V_{CE(\min)}} \right]$$

$$V_{CE(\min)} = 0$$


$$\eta = 50\%$$

Class B Amplifier

In class B operation Q point lies exactly on the x-axis. In this location transistor operates for only one half cycle and in remaining half cycle it's off.





To obtain full half cycle it is necessary to use two transistors such that one is ON for positive half cycle and other is ON for negative half cycle. Therefore the general block diagram for class B power amplifiers can be written as



Since the above circuit tries to push the signal upside (towards +ve side) and the below circuit tries to pull the signal downside towards negative side class B Amplifier is also called as push-pull amplifier.

Block diagram of push-pull amplifiers using single voltage and two voltage supplies.



Class B power-Amplifier using single source and two sources.

Expression for AC output power.

$$P_o(ac) = \frac{V_{CE(p)} I_{C(p)}}{2}$$

$$I_{C(p)} = \frac{V_{CE(p)}}{R_L}$$

$$P_o(ac) = \frac{V_{CE}^2(p)}{2R_L}$$

The ac output power is maximum when $V_{CE(p)} = V_{CC}$

$$P_o(ac) = \frac{V_{CC}^2}{2R_L}$$

$$\therefore I_{C(p)} = \frac{V_{CC}}{R_L}$$

The dc output power:

$$P_i(dc) = V_{CC} \cdot I_{CQ} \\ = V_{CC} \cdot I_{dc}$$

$$I_{CQ} = I_{dc} = \frac{2 I_m}{\pi}$$

$$P_i(dc) = V_{CC} \cdot \frac{2 \cdot I_{C(p)}}{\pi}$$

$$I_{CQ} = I_{dc} = \frac{2 \cdot I_{C(p)}}{\pi}$$

$$P_i(dc) = \frac{V_{CC} \cdot 2 \cdot V_{CC}}{\pi \cdot R_L}$$

$$P_i(dc) = \frac{2V_{CC}^2}{\pi R_L}$$

Efficiency: $\eta = \frac{P_o(ac)}{P_i(dc)}$

$$\eta = \frac{\frac{V_{CC}^2}{2R_L}}{\frac{2V_{CC}^2}{\pi R_L}}$$

$$= \frac{V_{cc}^2}{2R_L} \times \frac{\pi R_L}{2V_{cc}^2}$$

$$\eta = \pi/4$$

$$\eta = 0.784 \times 100$$

$$\boxed{\eta = 78.4\%}$$

Efficiency in terms of peak load current & peak load voltage

$$P_{o(ac)} = \frac{V_{L(p)} I_{L(p)}}{2}$$

$$P_{o(ac)} = \frac{V_{L(p)} \cdot I_{L(p)}}{2}$$

$$\boxed{P_{o(ac)} = \frac{V_L^2(p)}{2R_L}}$$

$$I_{L(p)} = I_L(p) = \frac{V_L(p)}{R_L}$$

$$P_{i(dc)} = V_{cc} \cdot I_{c0}$$

$$\boxed{P_{i(dc)} = V_{cc} \cdot \frac{2}{\pi} I_L(p)}$$

$$I_L(p) = \frac{V_L(p)}{R_L}$$

$$\eta = \frac{P_{o(ac)}}{P_{i(dc)}} = \frac{V_L^2(p)}{2R_L}$$

$$\frac{V_{cc} \cdot \frac{2}{\pi} \frac{V_L(p)}{R_L}}$$

$$V_L(p) = V_{cc}$$

$$= \frac{\frac{V_{cc}^2}{2R_L}}{\frac{2V_{cc}^2}{\pi R_L}}$$

$$= \pi/4 = 0.784 \times 100$$

$$\boxed{\eta = 78.4\%}$$

Power dissipated by output transistors : The power dissipates in transistors as heat and is given by

$$P_{2Q} = P_{i(dc)} - P_{o(ac)} \Rightarrow \text{for two transistors}$$

$$P_Q = \frac{P_{2Q}}{2} \Rightarrow \text{for one transistor}$$

② Derive an expression for maximum input power and output power

$$P_{i(dc)} = V_{CC} \cdot I_{dc}$$

$$= V_{CC} \cdot \left(\frac{2 I_{max}}{\pi} \right)$$

$$= V_{CC} \cdot \left(\frac{2 \cdot V_L(max)}{\pi R_L} \right)$$

$$I_{max} = \frac{2 V_L(max)}{\pi R_L}$$

$$V_L(max) = V_{CC}$$


$$P_{i(dc)max} = \frac{2 V_{CC}^2}{\pi R_L}$$

$$P_{o(ac)} = \frac{V_{Lmax}^2}{2 R_L}$$

But maximum values of $V_L(max) = V_{CC}$

$$P_{o(ac)} = \frac{V_{CC}^2}{2 R_L}$$

Transformer coupled class B push pull circuit



The circuit above shown uses a center tapped input transformer to produce opposite polarity signals to the two transistor inputs and an output transformer to drive the load in a push pull mode.

During the first half cycle of operation transistor Q_1 is driven into conduction whereas transistor Q_2 is driven off. The current I_1 through the transformer results in the first half cycle of signal to the load.

During the second half cycle of the input signal Q_2 conducts whereas Q_1 stays off. The current I_2 through the transformer resulting in the second half cycle of the load. The overall signal developed across the load then varies over the full cycle of signal operation.

During positive half cycle thus i_{c1} increases above zero ($i_{c2}=0$) then load current across \mathcal{Q}_1

$$i_L = \frac{N_1}{N_2} i_{c1}$$


During negative half cycle thus i_{c2} will be increasing above zero ($i_{c1}=0$) then load current across \mathcal{Q}_2

$$i_L = -\frac{N_1}{N_2} i_{c2}$$

The negative sign for i_L is due to the fact that i_{c1} and i_{c2} are in opposite direction


$$i_L = \begin{cases} \frac{N_1}{N_2} i_{c1} & \text{for } 0 \leq \omega t \leq \pi \\ -\frac{N_1}{N_2} i_{c2} & \text{for } \pi \leq \omega t \leq 2\pi. \end{cases}$$

$$i_L = \frac{N_1}{N_2} (i_{c1} - i_{c2})$$




Complementary-symmetry circuits

using complementary transistors (npn & pnp) it is possible to obtain a full cycle output across a load using half cycles of operation from each transistor as shown in figure below.




while a single input signal is applied to the base of both transistors the transistors being of opposite type will conduct on opposite half cycles of the input. The npn transistor will be biased into conduction by the positive half cycle of signal with a resulting half cycle of signal across the load.



During negative half cycle of signal the pnp transistor is biased into conduction when the input goes negative.

During a complete cycle of the input a complete cycle of output signal is developed across the load. one disadvantage of the circuit is the need for two separate voltage supplies. Another less obvious disadvantage with the Complementary circuit is shown in the resulting crossover distortion in the output signal




Crossover distortion refers to the fact that during the signal crossover from positive to negative (or vice versa) there is some non-linearity in the output signal. This results from the fact that the circuit does not provide exact switching of one transistor off and the other on at the zero voltage condition. Both transistors may be partially off so that the output voltage does not follow the input around the zero voltage condition. Biasing the transistors in class AB improves this operation by biasing both transistors to be on for more than a half cycle.

Complementary symmetry push pull circuit using darlington transistors

A more practical version of a push pull circuit using complementary transistors is shown in figure. The circuit uses complementary darlington connected transistors to provide higher o/p current and lower output resistance

The circuit provides higher output current and lower output resistance here the load resistance is matched by low output resistance of the driving source



The biasing resistors R_1 and R_2 keep the darlington transistors on the verge of conduction as a result the cross over distortion is absent
 The low output impedance of the darlington transistors properly match the low impedance of the load which is usually a loud speaker
 The darlington transistor provide higher output current
 A small amount of negative feedback provided through the emitter resistors R_E helps to keep the harmonic distortion at a minimum.

Amplifier distortion

- Any signal varying over less than the full 360° cycle is considered to have distortion.
- Any ideal amplifier is capable of amplifying a pure sinusoidal signal to provide a larger version the resulting waveform being a pure sinusoidal frequency sinusoidal signal.
- when distortion occurs output will not be exact duplicate of input signal
- Distortion can occur because the device characteristic is not linear
in this case non linear or amplitude distortion occurs
- Distortion can also because the circuits elements and devices respond to the input signal differently at various frequencies this being frequency distortion
- one technique for describing distorted but periodic waveforms uses fourier analysis a method that describes any periodic waveform in terms of its fundamental frequency component and frequency components at integer multiples these components are called harmonic components or harmonics.

Harmonic distortion

A signal is considered to have harmonic distortion when there are harmonic frequency components

If the fundamental frequency has amplitude A_1 and n th frequency component has an amplitude of A_n

Harmonic distortion can be defined as

$$\% \text{ } n^{\text{th}} \text{ harmonic distortion} = \% D = \frac{|A_n|}{|A_1|} \times 100\%$$

Total harmonic distortion

When an output signal has a number of individual harmonic distortion components the signal can be seen to have a total harmonic distortion based on the individual elements as combined by relation.

$$THD = \sqrt{D_2^2 + D_3^2 + D_4^2 + \dots} \times 100$$

Second harmonic distortion




Figure shows a waveform to use for obtaining second harmonic distortion.

A collector current waveform as shown with the quiescent, minimum, maximum signal levels.

An equation that approximately describes the distorted signal waveform is

$$I_C = I_{CQ} + I_0 + I_1 \cos \omega t + I_2 \cos 2\omega t + I_3 \cos 3\omega t + \dots$$


where I_{CQ} = quiescent current

I_0 - additional dc current due to non zero average of the distorted signal

I_1 - fundamental component of current

I_2 - second harmonic current due to twice the fundamental frequency.

Quasi Complementary class B push pull power Amplifier



In practical power amplifiers circuits it is preferable to use a pnp high power transistor. A practical means of obtaining complementary operation while using the same matched npn transistors for the output is provided by a quasi complementary circuit.

The push pull operation is achieved by using complementary transistors Q_1 & Q_2 before the matched npn output transistors (Q_3 & Q_4)

The transistors Q_1 and Q_3 form a darlington connection that provides o/p from a low impedance emitter follower.

The connection of transistors Q_2 & Q_4 forms a feedback pair which similarly provides a low impedance drive to the load. Resistor R_2 can be adjusted to minimize crossover distortion by adjusting the dc bias condition.

At point 1 ($\omega t = 0$)

$$i_c = I_c(\max) = I_c \cos \theta + I_0 + I_1 \cos \theta + I_2 \cos 2\theta + \dots$$

$$I_c(\max) = I_c \cos 0 + I_0 + I_1 + I_2 \rightarrow (1)$$

At point 2 ($\omega t = \pi/2$)

$$I_c \cos \theta = I_c \cos \theta + I_0 + I_1 \cos \pi/2 + I_2 \cos 2\pi/2$$

$$I_c = I_c \cos \theta = I_c \cos \theta + I_0 - I_2 \rightarrow (2)$$

$$I_0 = I_2$$

At point 3 ($\omega t = \pi$)

$$I_c = I_c(\min) = I_c \cos \theta + I_0 + I_1 \cos \pi + I_2 \cos 2\pi$$

$$I_c(\min) = I_c \cos \theta + I_0 - I_1 + I_2 \rightarrow (3)$$

Solving for I_1, I_2, I_0

Subtract (1) - (3)

$$I_c(\max) - I_c(\min) = 2I_1$$

$$I_1 = \frac{I_c(\max) - I_c(\min)}{2}$$

Add (1) + (3)

$$I_c(\max) + I_c(\min) = 2I_c \cos \theta + 4I_0$$

$$I_0 = I_2 = \frac{I_c(\max) + I_c(\min) - 2I_c \cos \theta}{4}$$

$$I_0 = \frac{I_c(\max) + I_c(\min) - 2I_c \cos \theta}{4}$$

Equation for second harmonic distortion

$$D_2 = \frac{|I_2|}{|I_1|} \times 100$$

$$D_2 = \left| \frac{\frac{1}{2} (I_{c(max)} + I_{c(min)}) - I_{cQ}}{I_{c(max)} - I_{c(min)}} \right| \times 100$$

In terms of V_{CE}

$$D_2 = \left| \frac{\frac{1}{2} (V_{CE(max)} + V_{CE(min)}) - V_{CEQ}}{V_{CE(max)} - V_{CE(min)}} \right| \times 100\%$$

Power signal having distortion

When distortion does occur the o/p power calculated for the undistorted signal is no longer correct. When distortion is present the output power delivered to the load resistor R_c due to fundamental component of the distorted signal

$$P_1 = \frac{I_1^2 R_c}{2}$$

The total power due to all the harmonic components of the distorted signal can be calculated using

$$P = (I_1^2 + I_2^2 + I_3^2 + \dots) R_c / 2$$

The total power can also be expressed in terms of THD

$$P = (1 + D_2^2 + D_3^2 + \dots) I_1^2 R_c / 2$$

$$P = (1 + THD^2) P_1$$

(18)

→ A class B power amplifier provides a 20V peak signal to a 16Ω load and a power supply of $V_{CC} = 30V$. determine i/p power and o/p power and efficiency

$$V_{CC} = 30V$$

$$R_L = 16\Omega$$

$$V_{LCP} = 20V$$

$$P_{i(dc)} = V_{CC} \cdot I_{CB}$$

$$= V_{CC} \cdot \frac{2 \cdot I_{CP}}{\pi}$$

$$= V_{CC} \cdot \frac{2 \times V_{LCP}}{\pi R_L}$$

$$= \frac{30 \times 2 \times 20}{\pi \times 16}$$

$$P_{i(dc)} = 23.87W$$

$$I_{CP} = I_L = \frac{V_{LCP}}{R_L}$$

$$= \frac{20}{16}$$

$$I_{CP} = 1.25A$$

$$P_{o(ac)} = \frac{V_{LCP}^2}{2R_L} = \frac{20^2}{2 \times 16} = 12.5W$$

$$\eta = \frac{P_{o(ac)}}{P_{i(dc)}} = \frac{12.5W}{23.87W} = 52.3\%$$

→ For class B amplifier using a supply $V_{CC} = 30V$ and driving a load of 16Ω determine its maximum i/p power and output power and transistor dissipation.


$$\text{Maximum o/p power is: } P_{o(ac)} = \frac{V_{CC}^2}{2R_L} = \frac{30^2}{2 \times 16\Omega} = 28.125W$$

$$P_{i(dc)} = \frac{2V_{CC}^2}{\pi R_L} = \frac{2 \times 30^2}{\pi \times 16} = 35.81W$$

$$\eta = \frac{28.125}{35.81} = 78.54\%$$

$$P_B = \frac{1}{2} \left(\frac{2V_{CC}^2}{\pi R_L} \right) = \underline{\underline{5.7W}}$$

→ Calculate i/p power, o/p power and power handled by each output transistor and ckt efficiency for an i/p of 12 V (rms)



$$V_i(p) = V_i(rms) \times \sqrt{2} = 12 \times \sqrt{2} = 16.97 = 17V$$

$$V_L(p) = 17V$$

$$\text{W.K.T } V_i(rms) = \frac{V_{CR}(p)}{\sqrt{2}}$$

$$P_o(ac) = \frac{V_L^2(p)}{2R_L} = \frac{17^2}{2 \times 4} = 36.125W$$

$$P_i(dc) = V_{CC} \cdot I_{CQ}$$

$$= V_{CC} \cdot \frac{2}{\pi} I_L(p)$$

$$I_L(p) = \frac{V_L(p)}{R_L} = \frac{17}{4}$$

$$I_L(p) = 4.25A$$

$$= \frac{25 \times 2}{\pi} \times 4.25A$$

$$P_i(dc) = 67.64W$$

$$\eta = \frac{36.125W}{67.64W} = 53.3\%$$

→ For the above same circuit calculate max- $P_i(dc)$ & max $P_o(ac)$ & η

$$P_o(ac) = \frac{V_{CC}^2}{2R_L} = \frac{25^2}{2 \times 4} = 78.125W$$

$$P_i(dc) = \frac{2V_{CC}^2}{\pi R_L} = \frac{2 \times 25^2}{\pi \times 4} = 99.47W$$

$$\eta = \frac{78.125W}{99.47W} = 78.54\%$$

$$P_{2\theta} = P_i - P_o = 21.3W$$

Calculate the harmonic distortion components for an output signal having ¹⁹ fundamental amplitude of 2.5V, second harmonic amplitude of 0.25V, third harmonic of 0.1V and fourth harmonic amplitude of 0.05V & calculate THD

with $R_C = 4\ \Omega$ & $I_1 = 3.3\ A$

$$\% D_2 = \frac{|A_2|}{|A_1|} \times 100 = \frac{0.25V}{2.5V} \times 100 = 10\%$$

Calculate P_1 & P_T

$$\% D_3 = \frac{|A_3|}{|A_1|} \times 100 = \frac{0.1V}{2.5V} \times 100 = 4\%$$

$$\% D_4 = \frac{|A_4|}{|A_1|} \times 100 = \frac{0.05V}{2.5V} \times 100 = 2\%$$

$$THD = \sqrt{D_2^2 + D_3^2 + D_4^2} \times 100$$

$$= \sqrt{(0.10)^2 + (0.04)^2 + (0.02)^2} \times 100 = 0.1095 \times 100 = 10.95\%$$

$$P_1 = \frac{I_1^2 R_C}{2} = \frac{(3.3)^2 \times 4}{2} = 21.78\ W$$

$$P_T = (1 + THD^2) P_1$$

$$P_T = 22.04\ W$$


class c and class d power Amplifiers

Class C power Amplifiers: class C PA not used as audio amplifiers do find use in tuned circuits as in Communications.

Class C Amplifiers: Is biased to operate for less than 180° of the input signal cycle. The tuned circuit on the output however will provide a full cycle of output signal for the fundamental or resonant frequency of its tuned circuit.

(Load C) tank circuit of the output.

This type of operation is therefore limited to use at one fixed frequency as occurs in a communication circuits.





Class D Amplifiers: A class D amplifier is designed to operate with digital or pulse type signals. An efficiency of over 90% is achieved using this type of circuit making it quite desirable in power amplifiers.

It is necessary to convert any i/p signal into a pulse type waveform. An efficiency of over 90% is achieved using this type of circuit making it quite desirable in power amplifiers.

To convert any input signal into a pulse type waveform before using it to drive a large power load and to convert the signal back into a sinusoidal type signal to reconstruct the original signal.

In the figure below shown the sinusoidal signal may be applied with the i/p into a comparator type op-amp ckt so that a representative pulse type signal is produced.



Block diagram of the unit needed to amplify the class D signal and then convert back into the sinusoidal type signal using a low pass filter. Since the amplifiers transistor devices used to provide the output are basically either off or on they provide current only when they are turned on with little power loss due to their low on voltage. Since most of the power applied to the amplifier is transferred to the load the efficiency of the circuit is typically very high.


Discrete transistor voltage Regulation.

Two types of transistor voltage regulators are the Series voltage regulator and the shunt voltage regulator.

Each type of circuit can provide an output dc voltage that is regulated or maintained at a set value even if the input voltage varies or if the load connected to the output changes.

Series voltage regulation

The basic connection of a Series regulator circuit is shown in the block diagram below. The Series element controls the amount of the input voltage that gets to the output.



Series regulator block diagram.


The output voltage sampled by a circuit that provides a feedback voltage to be compared to a reference voltage.

- ① If the output voltage increases the comparator circuit provides a control signal to cause the series control element to decrease the amount of the output voltage by maintaining the output voltage.
- ② If the output voltage decreases the comparator circuit provides a control signal to cause the series control element to increase the amount of the O/P voltage.

Series regulator circuit: A simple series regulator circuit shown below


Transistor Q_1 is the series control element and Zener diode D_Z provides the reference voltage.

The regulating operation can be described as follows



1. If the output voltage decreases the increased base-emitter voltage causes transistor Q_1 to conduct more thereby raising the output voltage constant
2. If the output voltage increases the decreased base-emitter voltage causes transistor Q_1 to conduct less, thereby reducing the output voltage maintaining the output constant.

Improved Series Regulator



R_1 and R_2 act as a sampling circuit with Zener diode D_Z providing a reference voltage and transistor Q_2 ~~provid~~ controls the base current to transistor Q_1 to vary the current passed by transistor Q_1 to maintain the output voltage constant.

If the output voltage tries to increase the increased voltage sampled by R_1 & R_2 increased voltage V_2 causes the base emitter voltage of transistor Q_2 to go up.


If Q_2 conducts more current less goes to the base of the transistor Q_1 which then passes less current to the load reducing the output voltage. Thus by output voltage is maintained constant.

The voltage V_2 provided by sensing resistors R_1 and R_2 must equal the sum of the base emitter voltage of Q_2 and Zener diode that is

$$V_{BE2} + V_Z = V_2 = \frac{R_2}{R_1 + R_2} V_0$$

$$V_0 = \frac{R_1 + R_2}{R_2} (V_Z + V_{BE2})$$

Calculate the output voltage and Zener current in the regulator circuit with $R_2 = 1k\Omega$



$$V_0 = V_Z - V_{BE} = 12 - 0.7 = 11.3 \text{ V}$$

$$V_{CE} = V_i - V_o$$

$$V_{CE} = 20 - 11.3V = 8.7V$$

$$I_R = \frac{V_{CC} - V_Z}{R} = \frac{20 - 12}{220 \Omega} = 36.4 \text{ mA}$$


for $R_L = 1k\Omega$

$$I_C = I_L = \frac{V_o}{R_L} = \frac{11.3V}{1k} = 11.3 \text{ mA}$$

$$I_B = \frac{I_C}{\beta} = \frac{11.3 \text{ mA}}{50} = 226 \mu A$$

$$I_Z = I_R - I_B = 36.4 \text{ mA} - 226 \mu A = \underline{\underline{36 \text{ mA}}}$$

Shunt voltage regulator: The shunt voltage regulator provides regulation by shunting current away from the load to regulate the o/p voltage figure below shows the block diagram of that




Block diagram of shunt voltage regulator.

The input unregulated voltage provides current to the load. Some of the current is pulled away by the control element to maintain regulated output voltage across the load. If the load voltage tries to change due to change in the load the sampling circuit provides a feedback signal to a comparator which then provides a control signal to vary the amount of the current shunted away from the load.

As the output voltage tries to get larger

Basic transistor shunt regulator



A simple shunt regulator circuit is shown above. Resistor R_S drops the unregulated voltage by an amount that depends on the current supplied to the load R_L . The voltage across the load is set by the Zener diode and transistor and transistor base emitter voltage. If the load resistance decreases, a reduced drive current to the base of B_1 results shunting less collector current. The load current is thus larger, thereby maintaining the regulated voltage across the load. The output voltage to the load is


$$V_L = V_Z + V_{BE} \rightarrow \textcircled{1}$$

Improved Shunt Regulated

The Zener diode provides a reference voltage so that the voltage across R_L senses the output voltage. As the output voltage tends to change the current shunted by transistor Q_1 is varied to maintain the output voltage constant.

Transistor Q_2 provides a larger base current.

→ Determine the regulated voltage and circuit currents for the shunt regulator.



$$V_L = V_Z + V_{BE} = 8.2V + 0.7V = 8.9V$$

$$\text{Load current: } I_L = \frac{V_L}{R_L} = \frac{8.9V}{100\Omega} = 89\text{mA}$$

unregulated i/p at 22V the current through R_s is

$$I_s = \frac{V_i - V_L}{R_s} = \frac{22V - 8.9V}{120\Omega} = 109\text{mA}$$


$$\text{Collector current is } I_C = I_s - I_L = 109\text{mA} - 89\text{mA} = \underline{\underline{20\text{mA}}}$$

Improved Shunt Regulator: The Zener diode provides a reference voltage so that the

voltage across R_1 senses the o/p voltage. As the output voltage tries to change,

the current shunted by transistor Q_1 is varied to maintain the o/p vty constant.

Transistor Q_2 provides a larger base current to transistor Q_1



So that the regulator handles a larger load current. The o/p vty is set by the Zener voltage and that across the two transistor base-emitters.

$$V_o = V_L = V_Z + \underline{\underline{V_{BE1} + V_{BE2}}}$$